Telefonaktiebolaget Lm Ericsson (publ)

Lars Winberg

Per Anders Holmberg

Nils Ola Linnermark

Mats Rehnström

Marie Press

Marijan Hemetek

Tomas Ericsson

Mats Winberg

Fredrik Strandberg

Mats REHNSTRÖM

A multilayer PCB () for optical transmission is presented. The multilayer PCB includes a first layer (), a second layer (), and a transparent layer () between them. The transparent layer may have a first compartment (), which may have a first mirror () operable to reflect a beam of light (B) into the first compartment of the transparent layer in a plurality of directions (C) perpendicular to the direction of the beam of light, thereby transmitting throughout the first compartment an optical signal carried by the beam of light in said plurality of directions such that one or more other mirrors disposed in the first compartment of the transparent layer are able to receive a beam of reflected light (C) carrying the optical signal. The multilayer PCB may further include a second mirror () in the first compartment for reflecting a wave of reflected light (C) carrying the optical signal toward an optical receiver ().

System, method, and apparatus for optical broadcast transmission in a circuit board

A system and method for supporting tracking of data values of original source code at execution of a translated target version of the source code on a computer system. The system associates references to target data value containers in the target code with corresponding address information of original data value containers of the source code during program code translation. The system also stores, at execution of the target code, information related to target code instructions together with associated address information of original data value containers of the source code to uphold a data value view of the original source code.

Data value coherence in computer systems

The read latency caused by job start preparation of a future job is at least partly hidden within the current job by reading information for job start preparation of the future job integrated with the execution of the current job. Instructions for job start preparation are preferably instrumented () into the current job and executed (), whenever possible, in parallel with the instructions of the current job. The integrated job start preparation may include table look-ups, register file updating, instruction fetching and preparation. If the scheduled job order is allowed to change during execution, it is typically necessary to test () whether the next job is still valid before starting the execution, it is typically necessary to test () whether the next job is still valid before starting the execution of the next job and take appropriate actions () depending on the outcome of the test. In addition to reduced job start preparation time, unused slots in the instruction-parallel execution of the current job may be filled up by the added read instructions, thus providing more efficient utilization of the multiple functional execution units of the processor.

Hidden job start preparation in an instruction-parallel processor system

The present invention relates to a processing unit for executing instructions in a computer system and to a method in such a processing unit. According to the present invention a decision is made whether or not to base execution on a value prediction (P), wherein the decision is based on information associated with the estimated time gain of execution based on a correct prediction. According to an embodiment of the present invention the decision regarding whether or not to execute speculatively is based on information regarding whether a cache hit or a cache miss is detected in connection with a load instruction. In an alternative embodiment of the present invention the decision is based on information regarding the dependency depth of the load instruction, i.e. the number of instructions that are dependent on the load.

Growing community of inventors

Stockholm, Sweden

Lars Winberg