Nec Corporation

Zenith Data Systems Corporation

Nortel Networks Corporation

Packard Bell Nec

Lance J McNally

Thomas F Joyce

Jian-Kuo Shen

Chester M Nibby, Jr

Jeffrey S Somers

Bruno DiPlacido, Jr

Thomas L Murray, Jr

Michelle A Pence

James F Bertone

G Lewis Steiner

Martin Massucci

Marc Sanfacon

William S Wu

Suresh K Marisetty

Norman J Rasmussen

Puthiya K Nizar

John Ulm

Christopher Grobicki

David J Berman

Mark Shufelt

Dave Unger

The invention is directed to a memory controller for use with memory having varying timing characteristics. In particular, the timing characteristics of the various memory devices are determined and used to generate timing signals commensurate with each particular memory device.

Symmetric multiprocessing system with unified environment and distributed system functions

A symmetric multiprocessing system with a unified environment and distributed system functions provides unified address space for all functional units in the system while distributing the execution of various system functions over the functional units of the system whereby each functional unit assumes responsibility for its own aspects of these operations. In addition, the system provides improved system bus operation for transfer of data from memory.

Symmetric multiprocessing system with unified environment and

A network apparatus having a chassis with an external network data port and a removable electronic module coupled to the network data port through an internal data port when the removable electronic module is present in the chassis. The chassis may also provide power, radio frequency (RF), data bus, and other types of electrical and data connections to the electronic module through the use of additional internal ports. The apparatus may additionally be connected to others via a data bus, and be included as part of a rack-mounted system. The electronic module may be inserted and removed from the chassis while electrical power is applied to the chassis.

Network apparatus with removable electronic module

Timing calculator means in a computer system are used to adaptively generate an appropriate access signal, to one of a plurality of memory types, based on first and second timing control values, wherein the first timing control value represents information specific to and limited to the start of a memory operation and wherein the second timing control value represents information representing other timing events. That is, the state machine of the present invention requires a distinct starting control value, separate from other timing values, for calculation of appropriate memory access parameters.

Adaptively generating timing signals for access to various memory

Growing community of inventors

Townsend, MA, United States of America

Lance J McNally