Cadence Design Systems, Inc.

Lalit Bharat

Naresh Kumar

Prashant Sethia

Sourav Kumar Sircar

Shagufta Siddique

Akash Khandelwal

Marc Heyberger

Manish Bhatia

Chunlong Pan

Ruchir Agarwal

Anurag Saran

Namrata M Sadhankar

Renuka Deshpande

Vipul Parikh

Disclosed are methods, systems, and articles of manufacture for implementing an electronic design with high-capacity design closure. A reduced netlist may be generated for an analysis view of an electronic design based at least in part upon logic of interest in the analysis view. A closure may be performed based at least in part upon a union netlist, wherein the union netlist is generated from the reduced netlist. The electronic design may then be implemented based at least in part upon a result of the closure task.

Methods, systems, and computer program product for implementing an electronic design with high-capacity design closure

Disclosed is an improved approach to implement timing signoff and optimization. Integrated MMMC timing closure functionality is provided in a single software session. The system provides the capability to perform signoff analysis, debugging, ECO, and TSO optimization for a large number of MMMC views in single software session.

Method and system for performing distributed timing signoff and optimization

Growing community of inventors

Greater Noida, India

Lalit Bharat