Samsung Electronics Co., Ltd.

Kyu Won Choi

Chan Ho Lee

Tae Min Choi

Hyeong Cheol Kim

Suk Youn

Nam Hyung Kim

Woo Hyun Jung

Uk Rae Cho

Ju Chang Lee

Jong Nam Jun

Mi Jin Kim

Jeong Kyun Kim

A memory device and operating method of the memory device are provided. The memory device comprises a memory cell storing data based on a first voltage, a row decoder selecting a wordline of the memory cell based on the first voltage, and a wordline predecoder configured to generate a 'predec' signal, which is for generating a wordline voltage to be provided to the row decoder. The wordline predecoder is driven by the first voltage and a second voltage, which is different from the first voltage, receives a row address signal, associated with selecting the wordline, and an internal clock signal associated with adjusting operating timings of elements included in the memory device. The wordline predecoder performs a NAND operation on the row address signal and the internal clock signal, and provides the “predec” signal generated based on a result of the NAND operation to the row decoder.

Memory device including predecoder and operating method thereof

A pseudo dual port memory device in which an operating speed is improved and stability is increased is provided. The pseudo dual port memory device may include a memory cell, a pair of bit lines connected to the memory cell, a write driver, a sense amp, and a column multiplexer which is connected to the bit lines, receives a write multiplexer control signal and a read multiplexer control signal, connects the bit lines to the write driver in response to the write multiplexer control signal, and connects the bit lines to the sense amp in response to the read multiplexer control signal. A precharge control signal generation circuit which is connected to the column multiplexer may generate a precharge control signal on the basis of the read and write multiplexer control signals, and a bit line precharge circuit may precharge the bit lines based on the precharge control signal.

Pseudo dual port memory devices

A semiconductor device includes a substrate including a first cell region, a second cell region adjacent to the first cell region in a first direction, and a comparison region adjacent the first and second cell regions in a second direction, a bit line in a first metal level on the substrate and extending in the first direction, and a first ground rail in a second metal level different from the first metal level. The first ground rail comprises a first sub-ground rail extending in the second direction on the first cell region, a second sub-ground rail extending in the second direction on the second cell region, a third sub-ground rail connecting the first sub-ground rail to the second sub-ground rail on the first and second cell regions, and a fourth sub-ground rail that branches off from the third sub-ground rail and extends in the second direction.

Semiconductor devices

A compatible circuit and method for 4- and 5-pole earphones and a portable device are disclosed. The compatible circuit and method alter the path of audio signals, using switches, according to control signals, so that the 4-pole earphone can be used in a portable device designed primarily for a 5-pole earphone. The apparatus and method include determining the type of earphone, altering the audio signal path according to the type of earphone, and transmitting the audio signal to the earphone.

Compatible circuit and method for 4- and 5-pole earphones and portable device using the same

Growing community of inventors

Suwon-si, South Korea

Kyu Won Choi