Dell Products Inc.

Kyle Eric Cross

Douglas Evan Messick

John Erven Jenne

Greg R Fiebrich

Aaron Michael Rhinehart

Doug E Messick

Carlton A Andrews

Wei G Liu

Marshal F Savage

Shawn Joel Dube

Michael Emery Brown

Jordan Chin

Arun Muthaiyan

Thomas Alexander Shows

Craig Anthony Klein

Charles Delbert Robison, Jr

Prashanth Giri

Wayne Kenneth Cook

Binay A Kuruvila

Jitendra Gul Jagasia

Rui Shi

Dan Rao

Michael W Daniele

Optimized bus powered peripheral battery charging includes a circuit to initiate a change in an advanced configuration and power interface (ACPI) state in a controller allowing charging of a peripheral device battery, the circuit including a signal converter coupled between an input port and the controller to sense when a the peripheral device battery is coupled to an input port and to restrict the controller from changing ACPI state multiple times for a given peripheral device battery coupling; and a ground loop detector coupled in parallel to the signal converter between the input port and the controller to allow the controller to know that the peripheral device battery has maintained being coupled to the input port.

Device charging system

Disclosed methods for managing two or more information handling systems receive administrator preferences for a job to be scheduled ton each system and assign time slots, based on the administrator preferences, for performing the job on each system. The time slots are assigned in a manner that avoids or minimizes time slot overlap. Job requests are created for each system wherein each job request includes or otherwise indicates a scheduled time slot for executing the job.

Systems and methods for asynchronous job scheduling among a plurality of managed information handling systems

An information handling system includes resistive short detection circuitry that measures a first amount of power provided by a power supply system, and measures a second amount of power drawn by components. The resistive short detection circuitry compares the first amount of power with the second amount of power. In response to first amount of power being greater than the second amount of power, the resistive short detection circuitry determines that a short exists within the information handling system.

System and method for diagnosing resistive shorts in an information handling system

A system may include a plurality of power supply units and a management device communicatively coupled to the plurality of power supply units and configured to determine a minimum number of power supplies required to support a maximum peak power budget for components of the system, determine a minimum number of power supplies required to support a minimum peak power budget for components of the system, and reduce a throttle threshold of a number of healthy power supplies of the system at which a fast throttling of the components of the system will occur if the minimum number of power supplies required to support the maximum peak power budget is equal to the minimum number of power supplies required to support the minimum peak power budget.

Systems and methods for optimizing fault tolerant redundancy for an information handling system with multiple power supply units

A system includes a power distribution unit and power manager circuitry. The power manager circuitry to receive a first load profile of a first information handling system, a second load profile of a second information handling system, and a third load profile of a third information handling system. The load profiles are based on power telemetry of the associated server. The power manager circuitry creates an aggregate load profile based on the first, second, and third load profiles, and determines whether the aggregate load profile exceeds a maximum load of the power distribution unit. If the aggregate load profile exceeds the maximum load of the power distribution unit, the power manager circuitry provides an optimal set of power recovery delays for a first, second, and third information handling system and also provides a power supply load limit exceeded warning message.

System and method for monitoring a maximum load based on an aggregate load profile of a system

A method may include, in a chassis configured to provide a common hardware infrastructure to one or more modular information handling systems inserted into the chassis: determining if a save operation is occurring at a time when one or more power supply units are capable of delivering power to the chassis; and delaying power sequencing of the one or more power supply units until the save operation has completed.

Systems and methods for chassis-level persistent memory sequencing and safety

A fail-safe power limit (FSPL) can be applied to components that lose communication with a management module (MM) to determine a safe power level at which to operate. The FSPL may be computed by the management module (MM) for the information handling system and distributed to components in the information handling system. By computing a FSPL and transmitting the FSPL to the components, a larger amount of the available power can be used by the components. This allows the components to continue operating at performance levels closer to or equivalent to levels available when the management module (MM) is operating normally. The FSPL may be updated at set times and/or on a periodic schedule such that the FSPL used by the components when communication is lost with the management module (MM) reflects a recent operating state of the components.

Fail-safe power limit (FSPL) for fail-safe power management in information handling systems

In one or more embodiments, one or more systems, methods, and/or processes may query each component of multiple components of a system for multiple power utilization attributes associated with the component; may determine a power budget based at least on each multiple power utilization attributes of each component of the multiple components; may determine an integer number of power supply units based at least on the power budget; may determine a fail safe power level based at least on power provided by the integer number of power supply units; may determine, based at least on the fail safe power level, multiple component fail safe power levels respectively associated with the multiple components of the system; and may provide, to each component of the multiple components, configuration information associated with a respective component fail safe power level, of the multiple component fail safe power levels, respectively associated with the component.

System and method of utilizing information handling systems with multiple power levels

In one or more embodiments, one or more systems, methods, and/or processes may query information handling systems (IHSs) for respective power consumption levels; may determine an amount of power utilized by the IHSs from the power consumption levels; may determine an integer number of power supply units (PSUs) based at least on the amount of power utilized by the IHSs; may determine that a number of operational PSUs changes; may determine that the number of operational PSUs is not at or above a threshold number; may determine if the number of operational PSUs is at or above the integer number of PSUs; if the number of operational PSUs is at or above the integer number of PSUs, may determine that the number of operational PSUs changes; and otherwise, may provide throttle down information to the IHSs.

System and method of managing throttling of information handling systems

Systems and methods for reduced boot power consumption using early BIOS controlled CPU power states to enhance power budgeting and allocation. An information handling system may include a server. The server may include a central processing unit (CPU), a memory, a non-volatile random-access memory (NVRAM) device, a performance state (P-state) limiting indicator stored in the NVRAM device, a P-state value stored in the NVRAM, and a basic input/output system (BIOS) stored in the memory. The BIOS may read a power state limiting indicator stored in the NVRAM device and when the power state limiting indicator indicates that power state limiting is enabled, read a power state value stored in the NVRAM, and program the power state of the CPU to the power state value to cause the CPU to limit power supplied to the CPU to the power state value.

Systems and methods for reduced boot power consumption using early BIOS controlled CPU P-states to enhance power budgeting and allocation

Systems and methods for managing the operation of Power Supply Units (PSUs) are described. In some embodiments, a method may include: identifying a mismatch between a first Power Supply Unit (PSU) and a second PSU in an Information Handling System (IHS), disabling the first PSU, determining that a voltage at an input line of the first PSU follows a predetermined pattern while the first PSU receives a secondary bias from the second PSU, and enabling the first PSU.

Managing the operation of power supply units (PSUs)

A halt event separates a boot up operation from a run time operation. A controller grants a request from a baseboard management controller for an electrical power associated with a boot-up operation. As the baseboard management controller completes the boot-up operation (such as a power on self-test), the baseboard management controller predicts the electrical power that is required for a run time operation (e.g., executing an operating system). The baseboard management controller is then required or forced to submit a subsequent request for the additional electrical power that is required for the run time operation. The controller compares the electrical power predicted for the run time operation to a power availability from a power supply (such as a safe or maximum operating condition). If the power supply can provide the electrical power predicted to be required during the run time operation, then the controller may permit or authorize a transition from the boot up operation to the run time operation. However, if the power supply cannot provide the electrical power predicted to be required during the run time operation, then the controller denies the run time operation.

Power budgeting in an information handling system

A method may include monitoring a power capacity of power supply units of a chassis, responsive to determining that the power capacity is lesser than a first minimum power capacity required for full operation of all of the modular information handling systems and information handling resources of the chassis and greater than a threshold power capacity for triggering operation in a minimal operational state of the chassis, causing at least one of the plurality of modular information handling systems and the information handling resources to reduce power consumption, and responsive to determining that the power capacity is lesser than the threshold power capacity and greater than a second minimum power capacity for a minimal operational state of the modular information handling systems and information handling resources, causing at least one of the plurality of modular information handling systems and the information handling resources to operate in the minimal operational state.

System and methods for prioritized multi-node server and infrastructure availability during power capacity loss

A method that budgets power allocation for an information handling system (IHS) includes: in response to determining that the IHS is to be powered by a redundant configuration of PSUs, budgeting a first amount of power that is less than a maximum power that can be utilized by the system, and configuring the system to autonomously utilize unused operating margin of the secondary PSU(s) in a redundant configuration of the PSUs during periods in which the system requires greater than the first amount of power; and in response to the information handling system not being powered by a redundant configuration of multiple PSUs, budgeting a second amount of power for the system that is at least equal to the maximum power that can be utilized by the system and is within the output of the primary PSU.

Growing community of inventors

Austin, TX, United States of America

Kyle Eric Cross