Texas Instruments Corporation

Kushal D Murthy

Muthusubramanian Venkateswaran

Preetam Tadeparthy

Vikram Gakhar

Bhaskar Ramachandran

Manish Parmar

Henry Litzmann Edwards

Orlando Lazaro

Ankur Chauhan

Subrato Roy

Dattatreya Baragur Suryanarayana

Aalok Dyuti Saha

Andres Arturo Blanco

Abhijeet Gopal Godbole

Anindita Borah

Dilip Kumar Jain

The present disclosure introduces integrated circuits and related manufacturing methods, wherein each integrated circuit includes an electronic device and a thermoelectric circuit. The electronic device is formed in and/or over a semiconductor substrate. The thermoelectric circuit includes thermopiles formed in and/or over the semiconductor substrate and electrically connected in series. The thermoelectric circuit is configured to modulate operation of the electronic device in response to a potential produced by the plurality of thermopiles.

Power transistor thermal control via integrated thermoelectric device

One example described herein includes a power switch control system. The system includes a first monitoring terminal coupled to a first terminal of a power transistor and a second monitoring terminal coupled to a second terminal of the power transistor. The power transistor and the power switch control system can form an ideal diode between the first monitoring terminal arranged as an anode and the second monitoring terminal arranged as a cathode. The system further includes a reverse current controller coupled to the first monitoring terminal and the second monitoring terminal and is configured to control activation of the power transistor to conduct a reverse current from the second monitoring terminal to the first monitoring terminal in response to a reverse voltage arranged as a cathode voltage at the second monitoring terminal being greater than an anode voltage at the first monitoring terminal.

Power switch reverse current protection systems

A device includes a first transistor coupled to an input voltage source and to an output voltage node and an amplifier comprising a first input, a second input, and an output. The device also includes a second transistor coupled to the input voltage source and the first input of the amplifier and a third transistor coupled to the second transistor and a ground node. The third transistor includes a control terminal coupled to the output of the amplifier. The device also includes a first voltage-controlled voltage source coupled to a control terminal of the first transistor and a control terminal of the second transistor and a second voltage-controlled voltage source coupled to the first transistor and the second input of the amplifier.

Load current sensing at low output voltage

In described examples, a circuit includes a first driver. The first driver is coupled to a first node, and the first node is coupled to an output pin. A second driver is coupled to a second node, and the second node is coupled to a first voltage terminal. A comparator is coupled to the first node and the second node. A sustaining driver is coupled to the comparator and provides a threshold current to each of the first node and the second node when a short is detected at the output pin.

Short detect scheme for an output pin

A circuit includes a power transistor including a first control input and first and second current terminals, the second current terminal to be coupled to a load to provide current to the load. A second transistor includes a second control input and third and fourth current terminals, and the first and second control inputs connected together and the first and third current terminals connected together. A third transistor includes a third control input and fifth and sixth current terminals. A fourth transistor includes a fourth control input and seventh and eighth current terminals, and the seventh current terminal is coupled to the fourth and fifth current terminals. An amplifier amplifies a difference between voltages on the second and fourth current terminals. An output of the amplifier is coupled to the third control input and a diode device is connected between the third and fourth control inputs.

Current sense circuit stabilized over wide range of load current

An integrated circuit (IC) is provided with functional logic having a plurality of internal signal lines and test logic. The test logic has a plurality of inputs coupled to the plurality of internal signal lines and with an output coupled to a first external pin of the integrated circuit. The test logic includes a buffer, and the test logic is configured to selectively couple each of the signals received on the plurality of signal lines either directly or via the buffer to the first external pin of the IC. The test logic is configured to selectively couple a signal received on a second external pin of the IC either directly or via the buffer to the first external pin of the IC in order to calibrate the buffer.

Measuring internal signals of an integrated circuit

A one-time programmable (OTP) circuit. The OTP circuit includes a non-volatile OTP memory disposed on a first circuit die. The OTP memory includes a floating gate terminal. The OTP circuit also includes a cross-coupled latch disposed on the first circuit die and coupled to the OTP memory and volatile memory input circuitry disposed on the first circuit die and coupled to the cross-coupled latch. The volatile memory input circuitry is configured to receive a test value and write the test value into the cross-coupled latch. The OTP circuit is configured to receive a programming command and store the test value in the OTP memory in response to receipt of the programming command.

Single circuit one-time programmable memory and volatile memory

A voltage converter includes a high side power transistor coupled to an input voltage node and a low side power transistor coupled to the high side power transistor at a switch node. The switch node is configured to be coupled to an inductor. A slope detector circuit is configured to receive a signal indicative of a current through the inductor. The inductor current is a triangular waveform comprising a ramp-up phase and a ramp-down phase. The slope detector circuit also is configured to generate an output signal encoding when the inductor current is ramping up and when the inductor current is ramping down.

Input current extraction from inductor current in a voltage converter

An integrated circuit (IC) is provided with functional logic having a plurality of internal signal lines and test logic. The test logic has a plurality of inputs coupled to the plurality of internal signal lines and with an output coupled to a first external pin of the integrated circuit. The test logic includes a buffer, and the test logic is configured to selectively couple each of the signals received on the plurality of signal lines either directly or via the buffer to the first external pin of the IC. The test logic is configured to selectively couple a signal received on a second external pin of the IC either via the buffer to the first external pin of the IC in order to calibrate the buffer.

Growing community of inventors

Bengaluru, India

Kushal D Murthy