Kabushiki Kaisha Toshiba

Toshiba Memory Corporation

Toshiba Digital Solutions Corporation

Kosuke Tatsumura

Koichiro Zaitsu

Hayato Goto

Mari Matsumoto

Shinichi Yasuda

Masato Oda

Atsuhiro Kinoshita

Takao Marukame

Ryo Hidaka

Taro Kanao

Masaya Yamasaki

Yoshisato Sakai

Kiwamu Sakuma

Yoshifumi Nishi

Takahiro Kurita

Masaru Suzuki

Masamichi Suzuki

Hirotaka Nishino

Atsushi Kawasumi

Reika Ichihara

Shigeru Kawanaka

Haruka Kusai

Yinghao Ho

Kotaro Endo

Yoshihisa Iwata

Yoshiaki Saito

Yasuyuki Tanaka

Hideyuki Sugiyama

Kenichiro Yamada

Shinobu Fujita

Tomoaki Inokuchi

Toshihisa Nabetani

Naoki Yasuda

Masato Koyama

Kazuaki Nakajima

Jun Fujiki

Keiji Ikeda

Koichi Muraoka

Tsutomu Tezuka

Tetsufumi Tanamoto

Yousuke Isowaki

Mizuki Ono

Mizue Ishikawa

Michael Arnaud Quinsat

Daisuke Saida

Haruka Obata

Shuou Nomura

Masakazu Goto

Yohei Hamakawa

Kabuto Arai

According to one embodiment, an information processing device includes a first processing circuit and a second processing circuit. The first processing circuit is configured to update a third vector based on basic equations. Each of the basic equations is a partial derivative of an objective function with respect to either of the variables in the objective function. The second processing circuit is configured to update the element of the first vector and update the element of the second vector. The element of the first vector smaller than a first value is set to the first value. The element of the first vector greater than a second value is set to the second value.

Information processing device, non-transitory storage medium, information processing method and electronic circuit

A wireless communication system can change a subcarrier spacing. The system includes a control device and an allocation determination device. The control device controls wireless communication between the terminal devices and the communication device. The allocation determination device generates allocation information indicating a communication block included in communication blocks, where the allocation information is for at least one of the terminal devices. The control device determines an allocation time for allocating by the allocation determination device. The control device outputs, to the allocation determination device, an allocation request including reference information regarding communication and information regarding the allocation time. The allocation determination device outputs the allocation information regarding the terminal devices to the control device by a reply time before the allocation time using the reference information. The control device performs the allocation process before the allocation time using the allocation information.

Wireless communication system, control device, and computer program product

According to one embodiment, a calculating device includes a first memory, a second memory, a third memory, a first arithmetic module, a second arithmetic module, a first conductive line electrically connecting a first output terminal of the first memory and a first input terminal of the first arithmetic module, a second conductive line electrically connecting a second output terminal of the first memory and a first input terminal of the second arithmetic module, a third conductive line electrically connecting a first output terminal of the second memory and a second input terminal of the second arithmetic module, a fourth conductive line electrically connecting a first output terminal of the third memory and a third input terminal of the second arithmetic module, and a fifth conductive line electrically connecting a first output terminal of the second arithmetic module and a second input terminal of the first arithmetic module.

Calculating device

A calculation apparatus according to an embodiment includes matrix multiplication circuitry, time evolution circuitry, management circuitry, and output circuitry. The matrix multiplication circuitry calculates N second intermediate variables at a first time point by matrix multiplication between N (N>=2) first intermediate variables at the first time point and a preset coefficient matrix in N rows and N columns. The time evolution circuitry calculates N first variables at a second time point and N first intermediate variables at the second time point, the second time point being a time point following one sampling period after the first time point. The management circuitry increments time point from a start time point for each sampling period and controls the above circuitry to perform a process for each time point. The output circuitry outputs N first variables at a preset end time point.

Optimization problem solving calculation apparatus

A search device updates positions and momentums of a plurality of virtual particles, for each unit time from an initial time to an end time. The search device, for each unit time, calculates, for each of the particles, a position at a target time of a corresponding particle, calculates, for each of a plurality of nodes, a first accumulative value by cumulatively adding positions at the target time of two or more particles corresponding to outgoing two or more directed edges, calculates, for each of the nodes, a second accumulative value by cumulatively adding positions at the target time of two or more particles corresponding to incoming two or more directed edges, and calculates, for each of the particles, a momentum at the target time of a corresponding particle based on the first accumulative value and the second accumulative value.

Search device, search method, computer program product, search system, and arbitrage system

According to one embodiment, a calculating device includes a processor repeating a processing procedure. The processing procedure includes a first variable update and a second variable update. The first variable update includes updating an ith entry of a first variable xby adding a first function to the ith entry of the first variable xbefore the first variable update. The second variable update includes updating the ith entry of the second variable yby adding a second function and a third function to the ith entry of the second variable ybefore the second variable update. The processor performs at least an output of at least one of the ith entry of the first variable xobtained after the repeating of the processing procedure or a function of the ith entry of the first variable xobtained after the repeating of the processing procedure.

Calculating device, calculation program, recording medium, and calculation method

According to an embodiment, an information processing system solves a combinatorial optimization problem. The information processing system includes an Ising machine and a host unit. The Ising machine is hardware configured to perform a search process for searching for the ground state of an Ising model that represents the combinatorial optimization problem. The host unit is hardware connected to the Ising machine via an interface and configured to control the Ising machine. In the search process, for each of a plurality of Ising spins, the Ising machine alternately repeats an auxiliary variable update process for updating an auxiliary variable by a main variable and a main variable update process for updating the main variable by the auxiliary variable multiple times. Prior to the search process, the host unit transmits, to the Ising machine, an initial value of the auxiliary variable corresponding to each of the plurality of Ising spins.

Information processing system

A calculation device includes a memory and one or more processors coupled to the memory and configured to alternately update, for elements each associated with first and second variables, the first and second variables, sequentially for unit times from an initial time to an end time. In an updating process for each unit time, the one or more processors are configured to: update, for each of the elements, the first variable based on the second variable; when the first variable is smaller than a first value, change the first variable to the first value and change the second variable to a third value; when the first variable is greater than a second value, change the first variable to the second value and change the second variable to the third value; and add an acceleration value calculated by a predetermined computation to the second variable.

Calculation device, calculation method, and computer program product

A calculation apparatus according to an embodiment includes matrix multiplication circuitry, time evolution circuitry, management circuitry, and output circuitry. The matrix multiplication circuitry calculates N second intermediate variables at a first time point by matrix multiplication between N (N&#x3e;=2) first intermediate variables at the first time point and a preset coefficient matrix in N rows and N columns. The time evolution circuitry calculates N first variables at a second time point and N first intermediate variables at the second time point, the second time point being a time point following one sampling period after the first time point. The management circuitry increments time point from a start time point for each sampling period and controls the above circuitry to perform a process for each time point. The output circuitry outputs N first variables at a preset end time point.

According to one embodiment, a calculating device includes a processor repeating a processing procedure. The processing procedure includes first, second, and third variable updates. The first variable update includes updating an ith entry of a first variable xby adding an ith entry of a first function to the first variable x. The second variable update includes updating the second variable yby adding, to the second variable y, an arithmetic result of an ith entry of a second function, an ith entry of a third function, and an ith entry of a first element function. The third variable update includes updating the third variable z by adding an ith entry of a second element function to the third variable z. The processor performs at least an output of at least one of the first variable xor a function of the first variable x.

An arithmetic processing device to realize a multi-layer convolutional neural network circuit to perform a process with fixed-point number format, according to an embodiment comprising: a processing circuitry and a memory, the processing circuitry conducting: a learning process to perform weight learning or bias learning using learning data stored the memory to calculate initial weight values and initial bias values of the multi-layer convolutional neural network circuit; a trial recognition process to perform a recognition process to part of the learning data or of input data using the initial weight values and the initial bias values; a processing treatment process to multiply the initial weight values and the initial bias values by a positive constant to calculate processed weight values or processed bias values; and a recognition process to perform a recognition process using the processed weight values and the processed bias values.

Arithmetic processing device and system to realize multi-layer convolutional neural network circuit to perform process with fixed-point number format

Growing community of inventors

Kawasaki, Japan

Kosuke Tatsumura