Intel Corporation

Ken Lueh

Gansha Wu

Xiaozhu Kang

Jinzhan Peng

Zhiwei Ying

Shih-wei Liao

Zhaohui Du

Biju George

Various embodiments are directed to a heterogeneous processor architecture comprised of a CPU and a GPU on the same processor die. The heterogeneous processor architecture may optimize source code in a GPU compiler using vector strip mining to reduce instructions of arbitrary vector lengths into GPU supported vector lengths and loop peeling. It may be first determined that the source code is eligible for optimization if more than one machine code instruction of compiled source code under-utilizes GPU instruction bandwidth limitations. The initial vector strip mining results may be discarded and the first iteration of the inner loop body may be peeled out of the loop. The type of operands in the source code may be lowered and the peeled out inner loop body of source code may be vector strip mined again to obtain optimized source code.

Efficient implementation of RSA using GPU/CPU architecture

A method including providing a stream of content to a processor, transforming kernels within the stream of content through affine modeling, transforming the affine modeled kernels, stream contracting kernel processes, and stream blocking the kernel processes.

Computation transformations for streaming applications on multiprocessors

Growing community of inventors

San Jose, CA, United States of America

Ken Lueh