Unisys Corporation

Keith S Saldanha

Bruce Ernest Whittaker

Saul Barajas

David M Kalish

By expanding the cache address invalidation queue into bit slices for holding odd invalidation addresses and even invalidation addresses and also by providing a more efficient series of transition cycles to accomplish cache address invalidations both during a cache hit or a cache miss cycle, the present architecture and methodology permits a faster cycle of cache address invalidations when required and also permits a higher frequency of processor access to cache without the processor being completely locked out from cache memory access during heavy traffic and high level of cache invalidation conditions.

Growing community of inventors

Trabulo Canyon, CA, United States of America

Keith S Saldanha