Ampex Systems Corporation

Keith L Klingler

An audio receiver FIFO memory buffer in the serial digital video interface allows improved timing synchronization between video and audio information. Furthermore, it eliminates unpleasant sound effects when multiple data samples are skipped or repeated in series. This FIFO receiver buffer receives data at an input write-data rate filling up the memory storage cells therein. An output read-data signal clocks the data out of the memory storage cells. The FIFO's fullness is monitored and maintained, in response to an external signal, to within a specified range delimited by an upper and a lower threshold. If the FIFO buffer fullness is below the range's lower threshold, then the FIFO's read address pointer is held so that the immediately preceding read out data element is read out again, but only once. On the other hand, the FIFO buffer fullness is over the range's upper limit, then the FIFO's write address pointer is held so that the immediately preceding written in data element is written over, but only once.

Growing community of inventors

Indianapolis, IN, United States of America

Keith L Klingler