General Electric Company

Nbcuniversal Media, LLC

Kaustubh Ravindra Nagarkar

Raymond Albert Fillion

Christopher James Kapusta

Risto Ilkka Sakari Tuominen

Matthew Jeremiah Misner

Marc Brian Wisnudel

Kasiraman Krishnan

William Hullinger Huber

Christopher Fred Keimel

Ben Purushotam Patel

Andrea Jeannine Peters

James Wilson Rose

Arun Virupaksha Gowda

Jeffrey Michael Ashe

James Enrico Sabatini

Faisal Razi Ahmad

John Erik Hershey

Michael Joseph O'Brien

Slawomir Rubinsztajn

Peter William Lorraine

Christopher Michael Puleo

Robert C Davis

Yizhen Lin

Robert Gideon Wodnicki

Glen Peter Koste

James William Bray

Shakti Singh Chauhan

Yongjae Lee

Aaron Judy Couture

Daniel Eduardo Groszmann

Paul William Buckley

Mahadevan Balasubramaniam

Richard Vanfleet

James Mitchell White

Ri-an Zhao

Nancy Cecelia Stoffel

Craig Patrick Galligan

William Mandel

Ashraf Said Atalla

Clayton Ming Young

Owen Scott Quirion

Paul Jeffrey Gillespie

Jeffrey Roy Rudd

Tan Zhang

Bahman Ebrahimi Kashef

Guohai Chen

Vincent Frank Rubino

Oleg Sulima

A light emitting semiconductor (LES) device having desirable thermal performance characteristics is disclosed. The LES device includes an insulating substrate layer having a plurality of vias formed therein and at least one LES chip mounted on the insulating substrate layer, with each of the LES chips(s) including an active surface including a light emitting area configured to emit light therefrom and a back surface positioned on a top surface of the insulating substrate layer and including connection pads thereon. A conductor layer is positioned on a bottom surface of the insulating substrate layer and in the vias, the conductor layer in direct contact with the connection pads of the LES chip(s) so as to be electrically and thermally connected thereto. An encapsulant is positioned adjacent the top surface of the insulating substrate layer and surrounding at least part of the LES chip(s), the encapsulant comprising a light transmitting material.

Electronics package for light emitting semiconductor devices and method of manufacturing thereof

An electronics package includes a support substrate, an electrical component having a first surface coupled to a first surface of the support substrate, and an insulating structure coupled to the first surface of the support substrate and sidewalls of the electrical component. The insulating structure has a sloped outer surface. A conductive layer encapsulates the electrical component and the sloped outer surface of the insulating structure. A first wiring layer is formed on a second surface of the support substrate. The first wiring layer is coupled to the conductive layer through at least one via in the support substrate.

Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof

An electronics package includes an insulating substrate, an electrical component having a back surface coupled to a first surface of the insulating substrate, and an insulating structure surrounding at least a portion of a perimeter of the electrical component. A first wiring layer extends from the first surface of the insulating substrate and over a sloped side surface of the insulating structure to electrically couple with at least one contact pad on an active surface of the electrical component. A second wiring layer is formed on a second surface of the insulating substrate and extends through at least one via therein to electrically couple with the first wiring layer.

Electronics package with integrated interconnect structure and method of manufacturing thereof

An electronics package includes an insulating substrate, an electrical component having an active surface coupled to a first surface of the insulating substrate, and an insulating structure disposed adjacent the electrical component on the first surface of the insulating substrate. A first wiring layer is formed on a top surface of the insulating structure and extends down at least one sloped side surface of the insulating structure. A second wiring layer is formed on a second surface of the insulating substrate. The second wiring layer extends through a plurality of vias in the insulating substrate to electrically couple at least one contact pad on the active surface of the electrical component to the first wiring layer.

An electronics package includes a multilayer interconnect structure comprising insulating substrate layers and conductor layers. The electronics package also includes an electrical component comprising I/O pads electrically coupled to the conductor layers and conductive through vias extending through at least two insulating substrate layers and electrically connected to at least a portion of the I/O pads. The conductor layers include a first conductor layer including a ground plane buried in the multilayer interconnect structure, the ground plane forming direct electrical and physical connections with a conductive through via electrically connected to a ground I/O pad of the plurality of I/O pads. The conductor layers also include a second conductor layer including a power plane buried in the multilayer interconnect structure, the power plane forming direct electrical and physical connections with a conductive through via that is electrically connected to a power I/O pad of the plurality of I/O pads.

Multilayer interconnect structure with buried conductive via connections and method of manufacturing thereof

An electronics package includes an interconnect assembly comprising a first insulating substrate, a first wiring layer formed on a lower surface of the first insulating substrate, and at least one through hole extending through the first insulating substrate and the first wiring layer. The electronics package also includes an electrical component assembly comprising an electrical component having an active surface coupled to an upper surface of the first insulating substrate opposite the lower surface. The active surface of the electrical comprises at least one metallic contact pad. At least one conductive stud is coupled to the at least one metallic contact pad and is positioned within the at least one through hole. A conductive plug contacts the first wiring layer and extends into the at least one through hole to at least partially surround the at least one conductive stud.

Electronics package having a self-aligning interconnect assembly and method of making same

The present approach relates to the fabrication and use of a probe array having multiple individual probes. In one embodiment, the probes of the probe array may be functionalized such that certain of the probes are suitable for electrical sensing (e.g., recording) or stimulation, non-electrical sensing or stimulation (e.g., chemical sensing and/or release of biomolecules when activated), or a combination of electrical and non-electrical sensing or stimulation.

Multimodal probe array

A reconfigured semiconductor logic device includes a semiconductor logic device comprising a plurality of input/output (I/O) pads formed on an active surface thereof and a redistribution layer. The redistribution layer comprises an insulating layer formed atop the active surface of the semiconductor logic device such that the insulating layer does not extend beyond an outer perimeter of the active surface and a patterned conductive wiring layer positioned above the insulating layer. The patterned conductive wiring layer includes a plurality of terminal buses formed on a top surface of the insulating layer. Each terminal bus of the plurality of terminal buses is electrically coupled to multiple I/O pads of the plurality of I/O pads through vias formed in the insulating layer.

Semiconductor logic device and system and method of embedded packaging of same

An electronics package is disclosed that comprises a multilayer interconnect structure including a plurality of insulating substrate layers each having a plurality of microvias formed therein, a plurality of conductive wiring layers positioned on the plurality of insulating substrate layers, and a plurality of conductive microvias in the plurality of microvias to, wherein a bottom wiring layer includes a plurality of first terminal pads that are positioned on a bottom surface of the multilayer interconnect structure. The electronics package also comprises an electrical component coupled to the bottom surface of the multilayer interconnect structure, the electrical component including first I/O pads aligned with the first terminal pads and second I/O pads aligned to regions of the multilayer interconnect structure without first terminal pads. The electronics package further comprises a plurality of conductive through vias extending through the multilayer interconnect structure and electrically connected to the plurality of second I/O pads.

Device almost last embedded device structure and method of manufacturing thereof

A reconfigured semiconductor logic device includes a semiconductor logic device comprising an active surface having a plurality of input/output (I/O) pads formed thereon and a redistribution layer. The redistribution layer includes an insulating layer disposed on the active surface of the semiconductor logic device and a patterned conductive layer comprising a plurality of discrete terminal pads formed atop the insulating layer. The plurality of discrete terminal pads are electrically coupled to respective I/O pads of the plurality of I/O pads by conductive vias formed through the insulating layer. The plurality of discrete terminal pads are larger than the plurality of I/O pads.

A system and method for monitoring a subject are presented. The system includes a sensing device including at least one magnetic source to generate a magnetic field and an array of magnetic sensors disposed within the magnetic field. The sensor array obtains a plurality of magnetic field measurements at a plurality of locations along a vessel carrying a fluid including one or more magnetic particles. Further, the system includes a processing subsystem communicatively coupled to the sensing device, where the processing subsystem determines variations in the measurements caused by magnetization-relaxation of the magnetic particles based on a coupled model that defines behavior of the fluid in the varying magnetic field based on principles of magnetization-relaxation, bulk motion of the magnetic particles towards a determined gradient of the magnetic field, magnetostatics, and conservation of momentum. The processing subsystem estimates values of one or more desired parameters based on the determined variations.

Systems and methods for improved physiological monitoring

A filter package and method of manufacturing thereof is disclosed. The filter device package includes a first dielectric layer having an acoustic wave filter device attached thereto, the acoustic wave filter device comprising an active area and I/O pads. The filter device package also includes an adhesive positioned between the first dielectric layer and the acoustic wave filter device to secure the layer to the device, vias formed through the first dielectric layer and the adhesive to the I/O pads of the acoustic wave filter device, and metal interconnects formed in the vias and mechanically and electrically coupled to the I/O pads of the acoustic wave filter device to form electrical interconnections thereto, wherein an air cavity is formed in the adhesive between the acoustic wave filter device and the first dielectric layer, in a location adjacent the active area of the acoustic wave filter device.

Embedded RF filter package structure and method of manufacturing thereof

A method of manufacturing a multi-layer electronics package includes attaching a base insulating substrate to a frame having an opening therein and such that the frame is positioned above and/or below the base insulating substrate to provide support thereto. A first conductive wiring layer is applied on the first side of the base insulating substrate, and vias are formed in the base insulating substrate. A second conductive wiring layer is formed on the second side of the base insulating substrate that covers the vias and the exposed portions of the first conductive wiring layer and at least one additional insulating substrate is bonded to the base insulating substrate. Vias are formed in each additional insulating substrate and an additional conductive wiring layer is formed on each of the additional insulating substrate. The described build-up forms a multilayer interconnect structure, with the frame providing support for this build-up.

Method of manufacturing an electronics package using device-last or device-almost last placement

Growing community of inventors

Clifton Park, NY, United States of America

Kaustubh Ravindra Nagarkar