Hitachi, Ltd.

Hitachi Information Technology Co., Ltd.

Katsutoshi Uehara

Eiki Kamada

Kei Yamamoto

Motohisa Ito

Toshiko Isobe

A store buffer apparatus connected to a CPU and a main storage unit includes a first buffer for holding a pair of store address and store data in the main storage unit supplied from an operation execution unit of the CPU, a first latch connected to the first buffer means for holding the store address, a second latch connected to the first latch for holding an output of the first latch, a judgment device for comparing an output read out from the address array with an output of the second latch to thereby judge whether the cache hit check for the store address is successful or not and a second buffer for holding the pair of store data and store address having successful cache hit check judged by the judgment device. Occurrence of the state that the store buffer is full is reduced. Two data stored in the second buffer can possess a format into which the two data can be merged.

Growing community of inventors

Hadano, Japan

Katsutoshi Uehara