International Business Machines Corporation

Globalfoundries Inc.

Hitachi Global Storage Technologies Netherlands B.v.

Karl Robert Erickson

John Edward Sheets, Ii

Phil Christopher Paone

David Paul Paulsen

Gregory John Uhlmann

Kelly Lynn Williams

George Francis Paulik

William Paul Hovis

Richard Lee Donze

Jon Robert Tetzloff

William R Tonti

John Atkinson Fifield

Chandrasekharan Kothandaraman

Raymond Alan Richetta

Todd Alan Christensen

George Russell Zettles, Iv

Daniel Ramirez

Timothy Clyde Buchholtz

Timothy Lindquist

Jarrett Betke

Anthony Richard Bonaccio

Terrance Wayne Kueper

Douglas Howard Piltingsrud

Robert E Kilker

Layne A Berge

Kevin O'Connell

Chandrasekara Kothandaraman

Phil Christopher Felice Paone

Douglas Allan Kuchta

Dennis Leonard Fox

John Edward Sheet, Ii

Kevin Daniel Escobar

Gregory J Ulmann

Douglas Allen Kuchta

A cable connector for counting a number of plug-in events and preventing further plug in attempts after a threshold number of plug-in events have occurred. An inner sleeve is located inside an outer sleeve, and is designed to move relative to the outer sleeve. The inner sleeve further includes a tab on an outer surface of the inner sleeve. A gear wheel is located inside the outer sleeve and perpendicular to the inner sleeve and has a number of gear teeth. A toggle plug counter rotates the gear wheel one tooth in response to a plug-in action of the cable counter. When the gear wheel rotates to a point where the tab aligns with a notch in the gear wheel an inner spring at the opposite end of the inner sleeve causes the inner sleeve to move through the gear wheel such that further plugging action becomes difficult.

Plug count limiter for cables

One or more systems, devices, and/or methods provided herein relate to a process for in-process radio frequency (RF) signal quality analysis and amplitude adjustment of one or more RF devices. In one or more embodiments, the RF device can comprise a portion of a quantum computing system, such as of readout electronics thereof, and thus amplitude adjustment can be at a waveform generator that generates pulses to affect one or more qubits of a quantum logic circuit of the quantum computing system. Generally, an electronic device can comprise an RF tap connected to an RF signal component of a first RF signal chain, and an analysis component connected to the RF tap, the analysis component configured to convert an RF signal from the RF signal component and to compare a conversion result thereof to an expected power output that is based on historical data for a second RF signal chain.

Radio frequency signal integrity verification

An apparatus includes a sampling circuit, a sense circuit, and a tuning circuit. The sampling circuit samples an input signal according to a sampling clock signal to produce a sampled signal. The sense circuit determines a scaling factor based on a distortion in the sampled signal caused by the sampling clock signal. The tuning circuit generates an offset signal based on the sampling clock signal and the scaling factor. The offset signal reduces the distortion in the sampled signal caused by the sampling clock signal.

Distortion reduction circuit

Real time cognitive reasoning using a circuit with varying confidence level alerts including receiving a first set of data results and a second set of data results; transferring a first unit of charge from a first charge capacitor on the A-B circuit to a collection capacitor on the A-B circuit for each of the first set of data results that indicates a positive data point; transferring a second unit of charge from a second charge capacitor to the collection capacitor for each of the second set of data results that indicates a positive data point; and triggering a first sense amp on the A-B circuit if the charge on the collection capacitor exceeds a first charge threshold, indicating that the positive data points in the first set of data results is greater than the positive data points in the second set of data results to a first statistical significance with a first confidence level.

Real time cognitive reasoning using a circuit with varying confidence level alerts

Optimizing data approximation analysis using low power circuitry including receiving a plurality of data bits each corresponding to a binary indication of a test result; placing each of the plurality of data bits on an approximation circuit, wherein each of the data bits is placed on the approximation circuit by applying, to a first capacitor during a set time period, a voltage corresponding to the data bit, and wherein placing each of the plurality of data bits on the approximation circuit results in a resulting voltage stored on the first capacitor; and determining a potential correlation of the test results by comparing the resulting voltage to a voltage threshold.

Optimizing data approximation analysis using low power circuitry

Cognitive analysis using applied analog circuits including receiving, by a circuit, a first set of data results and a second set of data results; charging a first capacitor on the circuit with a first unit of charge for each of the first set of data results that indicates a positive data point; charging a second capacitor on the circuit with a second unit of charge for each of the second set of data results that indicates a positive data point; applying a charge from the first capacitor and a charge from the second capacitor to an analog unit of the circuit; and generating a signal on a circuit output indicating that a ratio of the positive data points in the first set of data results to the positive data points in the second set of data results is greater than a statistical significance.

Cognitive analysis using applied analog circuits

A negative-operand compatible subtractor circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a difference output node to a voltage proportional to a difference between two received N-bit binary numbers. The subtractor circuit includes two sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number 'n.' The subtractor circuit includes two sets of scaled capacitors, each capacitor of two sets of scaled capacitors electrically connected to the difference output node. Each scaled capacitor has a capacitance equal to 2*a unit capacitance (C). The subtractor circuit includes a reset circuit configured to draw, in response to a received RESET signal, the difference output node to ground. A control circuit of the subtractor is configured to, in conjunction with the reset circuit, draw the difference output node to a reset voltage.

Negative operand compatible charge-scaling subtractor circuit

A multiplier circuit can be fabricated within an integrated circuit and can draw a product output node to a voltage proportional to a product of first and second binary numbers received at two sets of inputs. The multiplier circuit includes a first set of scaled capacitors connected to an output of a multiplexor and to a local product output node. Each multiplexor is connected to a second set of scaled capacitors configured to generate an analog voltage in proportion to the value of the first binary number. Each scaled capacitor of first set of scaled capacitors has a capacitance proportional to a significance of a respective bit of the second binary number. The multiplier circuit includes a reference capacitor connected to ground and the product output node, and a reset circuit configured to draw, in response to a RESET signal, the product output node to ground.

Charge-scaling multiplier circuit with dual scaled capacitor sets

Real time cognitive monitoring of correlations between variables including receiving, by a circuit, a first set of data results and a second set of data results, wherein each set of data results comprises binary data points; adding a unit of charge to a collection capacitor on the circuit for each of the first set of data results that indicates a positive data point; removing a unit of charge from the collection capacitor for each of the second set of data results that indicates a positive data point; and triggering a first sense amp on the circuit if the charge on the collection capacitor exceeds a high charge threshold, indicating that the positive data points in the first set of data results is greater than the positive data points in the second set of data results to a first statistical significance.

Real time cognitive monitoring of correlations between variables

A multiplier circuit can be fabricated within an integrated circuit and can draw a product output node to a voltage proportional to a product of first and second binary numbers received at two sets of inputs. The multiplier circuit includes a set of scaled capacitors, each capacitor of the set connected to an output of a multiplexor and to a local product output node. Each multiplexor is connected to the output of a multiplexor configured to generate an analog voltage in proportion to the value of the first binary number. Each scaled capacitor has a capacitance proportional to a significance of a respective bit of the second binary number. The multiplier circuit includes a reference capacitor connected to ground and the product output node, and a reset circuit configured to draw, in response to a RESET signal, the product output node to ground.

Charge-scaling multiplier circuit with digital-to-analog converter

A multiplier circuit can be fabricated within an integrated circuit and can draw a product output node to a voltage proportional to a product of two received binary numbers. The multiplier circuit includes two sets of inputs that receive binary numbers. The multiplier circuit includes a set of scaled capacitors, each capacitor of the set connected to an output of an AND gate and to a local product output node. Each AND gate is connected to a unique pair of bits, one bit from each of the two binary numbers. Each scaled capacitor has a capacitance proportional to a product term generated by the corresponding AND gate. The multiplier circuit includes a reference capacitor connected to ground and the product output node, and a reset circuit configured to draw, in response to a RESET signal, the product output node to ground.

Charge-scaling multiplier circuit

An adder circuit can be fabricated within an integrated circuit (IC) and can be configured to draw a sum output node to a voltage proportional to a sum of received N-bit binary numbers. The adder circuit includes sets of N inputs that receive N-bit binary numbers, each set of N inputs indexed by an integer bit number 'n.' The adder circuit includes sets of scaled capacitors, each capacitor connected to an ninput of the corresponding set of N inputs and to the sum output node. Each scaled capacitor has a capacitance equal to 2*a unit capacitance (C). The adder circuit includes a reference capacitor connected to ground and the sum output node, and a reset circuit configured to draw, in response to a received RESET signal, the sum output node to ground.

Charge-scaling adder circuit

Growing community of inventors

Rochester, MN, United States of America

Karl Robert Erickson