Telefonaktiebolaget Lm Ericsson (publ)

Karl A Bjenne

Erik O Abefelt

Peter Carl Lundh

Ib N Andersen

Carl P Lundh

Arto Juhani Nummelin

A method and apparatus for testing for correct connection together of circuit elements in a circuit formed of a plurality of redundant circuit portions. A coded signal is generated at a first circuit element and transmitted upon a signal path believed to connect the first circuit element with a second circuit element. If the coded signal is detected at the second circuit element, the correct connection of the first circuit element together with the second circuit element is verified. Because a coded signal is generated, the correct connection between the circuit elements can be verified even when the signal path connecting the first and second circuit elements is formed of an optical, or other non-electrical, coupler.

Testing method and apparatus for verifying correct connection of curcuit

In the transfer of information packets in a network the information (7) is transmitted by the sending terminal station (1A) provided with a destination address field (9). The destination address field (9) comprises references or codes of the input lines/output lines or connection lines which are to be used when the information packet is retransmitted from nodes (5) in the network. In the corresponding way each information packet is in a node provided with address information in a return address field (11) indicating the connection line or combined input line/output line on which the information packet arrived to the node (5). Thereby the information packet, in a simple way, is provided with a return address and it may be utilized by the receiving terminal station (1.sub.B) for instance for the transfer of a receipt message.

Method and a device for destination and source addressing in a packet

The invention relates to a multiplexer for a digital switch, arranged to be included in a switch network whose data flow is organized in frames containing a number of time slots, said time slots including data time slots, which shall be directed through the switch from first to second sets of terminal units, such as subscriber connections, trunk connections, processors, etc. The multiplexer is controlled by a processor for controllable multiplexing, i.e., mapping of a number of transmission links from each of a corresponding number of the terminal units of said first set to a transmission link leading to the switch, as well as of a transmission link leading from the switch to a number of transmission links leading to each of a corresponding number of terminal units of said second set. The mapping is performed on the data time slots. All data time slots arriving from the terminal units of said first set are to be sent forward via a first buffer to the switch in an order which is determined by a first control memory for the mapping, and all data time slots arriving from the switch are to be sent forward via a second buffer toward the terminal units of said second set in an order which is determined by a second control memory for the mapping. The buffers are implemented as fifos, one for each of the links from and to the terminal units.

Growing community of inventors

Huddinge, Sweden

Karl A Bjenne