Intel Corporation

K L Siva Prasad Gadey N V

Samantha J Edirisooriya

Pankaj Kumar

Blaine Monson

Shanker R Nagesh

In one embodiment, an apparatus comprises a processor core and a power control unit. The power control unit is to identify the occurrence of a power loss from a primary power source, instruct the I/O controller to block further write requests from the one or more I/O devices and to send at least one pending write request stored by the I/O controller to the memory controller, and instruct the memory controller to complete at least one pending write request stored by the memory controller and to cause the memory to be placed into a self-refresh mode.

Growing community of inventors

Bengaluru, India

K L Siva Prasad Gadey N V