Nec Corporation

Junji Sakai

Masato Edahiro

Hiroaki Inoue

Noriaki Suzuki

Tsuyoshi Abe

Yoshiyuki Ito

Tetsuya Minakami

Sunao Torii

Masaki Uekubo

Provided is a parallel processing device whereby a plurality of single processes is efficiently and simply parallel processed by a plurality of processors. The parallel processing device includes: a first processor which executes, upon data which is included in data sets, a first program which defines a single process which is executed with the data as an input thereof, and outputs a first result; and includes a second processor which executes, upon the inputted data, a second program which defines a unit process and outputs a second result. A selection unit selects, based on a prescribed index which denotes either performance or function of the first processor and the second processor, a first partial set and a second partial set from the data set. A first processor control unit inputs into the first processor first data which is included in the first partial set. A second processor control unit inputs into the second processor second data which is included in the second partial set. The first and second programs are executed in parallel by the first and second processors.

Parallel processing device, parallel processing method, and parallel processing program storage medium

For flexibly setting up an execution environment according to contents of processing to be executed while taking stability or a security level into consideration, the multiple processor system includes the execution environment main control unitwhich determines CPU assignment at the time of deciding CPU assignment, the execution environment sub control unitwhich controls starting, stopping and switching of an execution environment according to an instruction from the execution environment main control unitto synchronize with the execution environment main control unit, and the execution environment management unitwhich receives input of management information or reference refusal information of shared resources for each CPUor each execution environmentto separate the execution environment main control unitfrom the execution environment sub control unitsthrough, or the execution environment sub control unitsthroughfrom each other.

System structuring method in multiprocessor system and switching execution environment by separating from or rejoining the primary execution environment

Disclosed is an automatic optimization system capable of searching for an allocation with a good performance from among a plurality of task allocations which can be scheduled in a system of a development target configured with a plurality of periodic tasks. A task allocation optimization system for a multi-core processor including a plurality of cores calculates a response time of each of a plurality of tasks which are core allocation decision targets, and outputs an accumulative value of the calculated response time as an evaluation function value which is an index representing excellence of a task allocation. A task allocation from which a good evaluation function value is calculated is searched based on the evaluation function value. A candidate having a good evaluation function value among a plurality of searched task allocation candidates is held.

Real time system task configuration optimization system for multi-core processors, and method and program

A schedule decision method acquires dependencies of execution sequences required for a plurality of sub tasks into which a first task has been divided; generates a plurality of sub task structure candidates that satisfy said dependencies and for which a plurality of processing devices execute said plurality of sub tasks; generates a plurality of schedule candidates by further assigning at least one second task to each of said sub task structure candidates; computes an effective degree that represents effectiveness of executions of said first task and said second task for each of said plurality of schedule candidates; and decides a schedule candidate used for the executions of said first task and said second task from said plurality of schedule candidates based on said effective degrees.

Schedule decision device, parallel execution device, schedule decision method, and program

There is provided a trace/failure observation system which is capable of comprehensive collection of information that is needed for checking a desired operation in a system or the like where the amount of information to be observed is large, and which allows easy analysis of the desired operation. The system includes, in a system LSI to be subjected to trace/failure observation: an event detecting means for observing behavior of a portion to be observed; a first data reducing means for performing observation data reduction processing so that observation data from the event detecting means has an amount of information processable to a second data reducing means; and the second data reducing means for performing one or more steps of observation data reduction processing.

Trace/failure observation system, trace/failure observation method, and trace/failure observation program

Provided is a performance optimization system that can identify a case where the impact on performance is large even when the number of cache misses is small. The performance optimization system includes: a required-period-of-time measurement unit that measures a required period of time concerning a to-be-observed access; a required-period-of-time table holding unit that holds a required-period-of-time table that consists of a plurality of table entries in which stored are measured values of the required period of time for each of classification regions produced by dividing a memory region for each of types based on the to-be-observed access to store a measured value of the required period of time; a table entry selection unit that makes a selection as to in which table entry, out of a plurality of table entries for each of the classification regions that make up the required-period-of-time table, the measured value of the required period of time is stored on the basis of the to-be-observed access; and a cache miss observation unit that detects the occurrence of a cache miss associated with the to-be-observed access.

Performance optimization system, method and program

In a multiprocessor system with a plurality of Operating Systems (OSs) running thereon, each of the plurality of OSs has a device driver which accesses devices for shared use among the OSs. Each device driver has a task interface part which performs inter-Operating System communication at the Operating System (OS) kernel layer. A first device driver on one of the plurality of OSs includes a device interface part which accesses a device to be operated by a second device driver on a second one of the plurality of OSs. The task interface part of the second device driver receives a device access request from a task running on the second one of the plurality of OSs, adds processing request data to a request queue list of the first device driver, and returns a device access result to the task upon receipt of a notification from the device interface part.

Multiprocessor system, and method for shared use of devices among operating systems of multiprocessor system

A device and a method are provided for increasing processing speed and for ensuring system security when an application or a driver is added. The device includes a first CPU group that executes software composed of basic processing and an OS; a second CPU group that executes software composed of additional processing and OS corresponding to the additional processing, inter-processor communication means used for communication between the first CPU and the second CPU, and access control means that controls access made by the second CPU to a memory and/or an input/output device.

Information communication device and program execution environment control method

Upon receiving debugging program activation instructions sent from a communication port (), debugging program activation instruction distribution units (and) distribute the received debugging program activation instructions to execution units designated by these activation instructions. Debugging program activation units (and) are provided for each execution unit (A and B) and, based on the activation instructions distributed by the activation instruction distribution units (and), activate debugging programs (and) on the execution units designated by these activation instructions.

Debugging system, debugging method, and program

Provided is an information processing device which enables transfer of an execution environment in a short time period without degrading basic performance of an execution environment and without requiring a large amount of memory. The information processing device comprises a basic side CPUfor executing basic processing and an addition side CPUfor executing additional processing, in which a transfer management unitprovided on the basic side CPUtransfers execution environment dataincluding constitution information of an execution environmentof the additional processing to be executed on the addition side CPU and data in a memory corresponding to the execution environment to other information processing device and restores the execution environment to re-start the addition side CPU based on the received execution environment data

Information processing apparatus, execution environment transferring method and program thereof

On a parallel processing system by an OS for single processors which operates, on a multiprocessor, an OS for single processors and an existing application to realize parallel processing by the multiprocessor with respect to the application, each processor includes a communication proxy unit which transfers data between tasks spreading over the processors by proxy and the communication proxy unit on a processor in which a task on a transmission side operates holds information about an address, on a processor, of a task on a reception side to receive data transferred from the task on the transmission side as proxy for the task on the reception side.

Parallel processing system running an OS for single processors and method thereof

Provided is the access control system for controlling an access on a task basis without modifying a device side to be accessed and without applying a task ID at each access to a device. The access filter system for controlling an access between devices mounted on an electronic device, which comprises the access control unit for applying a unique device key set for each device as a right to access the device on a basis of a task operable on the electronic device and determining whether to allow an access to the device according to whether an access request task which requests an access to the device has the device key.

Access control system, access control method, electronic device and control program

The information processing device which recovers a domain developing a fault caused by added application and device driver while maintaining security and reliability includes a plurality of processors, wherein the plurality of processors form a plurality of domains according to processing contents to be executed, and the processors in different domains communicate with each other through a communication unit, and which further includes a recovery unit for executing, for a domain developing a fault, failure recovery processing based on a failure recovery request notified by the domain and a recovery condition set in advance for each domain.

Information processing device comprising a plurality of domains having a plurality of processors, recovery device, program and recovery method

In a parallel processing system by an OS for single processors which operates an OS for single processors and an existing application for single processors on a multiprocessor to realize parallel processing by the multiprocessor with respect to the application, with the multiprocessor being logically divided into two groups of a first processor side and a second processor side, a unit of work that can be parallelized within the application operating on a processor on the first processor side is controlled as a new unit of work on a processor on the second processor side.

Parallel processing system by OS for single processors and parallel processing program

On a parallel processing system which operates an OS and an existing application for single processors on a multiprocessor to realize parallel processing by the multiprocessor with respect to the application, an OS service unit which provides services of the OS for single processors to a unit of work which can be parallelized within the application controls security function with respect to a processing request from the unit of work in response to the processing request.

Growing community of inventors

Tokyo, Japan

Junji Sakai