Fujitsu Corporation

Junichi Ogawa

Tsukasa Kinjo

Satoshi Kubota

Tomoya Makino

Yuichi Sakagami

A data relay device including: a storage circuit that stores, for each of storages, an upper limit number indicating a number of input/output (I/O) commands that are transmittable; a relay circuit that relays data transmitted and received between one or more control devices and the storages; and a control circuit that performs: counting, for each storage, a number of commands indicating a number of the I/O commands that have been transmitted via the relay circuit and for which no response has been returned from transmission destination storages among the storages; in response to a request to retry transmission of the I/O commands from one storage among the storages, registering a first number in the storage circuit as the upper limit number of commands that corresponds to the one storage, the first number being a number obtained by subtracting one from a counted value of the number of commands.

Data relay device, relay control method, and storage system

A storage control device, includes a memory; and a processor coupled to the memory and the processor configured to: identify a storage device to store a target data to be backed up, generate relational information which indicates a relationship between a write data size, an environmental temperature, and write loads by using write performance of the storage device when an operation of the storage control device is normal, and when storing the target data in the storage device, determine one of the write loads by using the relational information.

Storage control device, storage medium and storage control method

A second connection control device includes a processor. The processor receives a reception notification that notifies that a first connection control device has received a first connection request from a first main control device. The first connection request requests to establish a first connection with a first storage device via a first communication route through the first connection control device. The processor transmits a third connection request to the first storage device upon receiving the reception notification. The third connection request requests to establish a third connection with the first storage device. The processor transmits a success notification to the first main control device upon receiving a second connection request after the third connection is established. The success notification indicates that a second connection is established. The second connection request requests to establish the second connection with the first storage device via a second communication route.

Storage system and connection control device

An information processing device includes a first port and a processor coupled to the first port and configured to transmit, via the first port, a first signal to a first device coupled to the first port, cause a second device coupled to the first port to determine whether a failure is present in the first port when the information processing device does not receive a first response signal in response to the first signal, and determine that the failure is present in the first device when the second device does not determine that the failure is present in the first port.

Information processing device and method of testing

A diagnosis device includes: a processor that executes a diagnosis program; and a memory that stores the diagnosis program, wherein the processor, based on the diagnosis program, performs operations to: collect a data transmission variable set by a data transmission path characteristics from a transceiver device on a diagnosis target path; and perform diagnosis for the diagnosis target path with reference to diagnosis reference information that includes a value of the data transmission variable and determination information associated with each other, based on collected data transmission variable.

Diagnosis device, diagnosis method, and non-transitory recording medium storing diagnosis program

A storage control apparatus for controlling a storage apparatus including inside a casing thereof one or more storage units and two or more fans for cooling the storage units includes a processor. The processor is configured to obtain abnormality information regarding abnormalities in access in each of the storage units. The processor is configured to switch a control state between a first control state and a second control state. The first control state corresponds to a first combination of operation modes of the fans. The second control state corresponds to a second combination of operation modes of the fans. The second combination is different from the first combination. The processor is configured to detect, among the fans, a first fan that is related to an abnormality in the storage units on basis of first abnormality information for the first control state and second abnormality information for the second control state.

Storage control apparatus and method for controlling storage apparatus

A storage system includes: a basic apparatus for transmitting an access request through a data input line for transmitting data; and an extension apparatus for receiving an access request from the basic apparatus through the data input line, the extension apparatus including a storage for storing data and a controller for controlling the access request from the basic apparatus, wherein the basic apparatus superimposes a voltage to the data input line in accordance with the access request, and wherein the extension apparatus includes an upper input voltage detector for detecting the voltage superimposed on the upper data input line and includes a power controller for controlling the power supply to the controller on the basis of the detected voltage.

Storage system

In a detection element for the current which flows from a power source to a disk apparatus internal circuit, a plurality of resistors are incorporated such that the detection resistance for consumption current can be selected. Based on apparatus identification information from an apparatus identification unitsuch as a current identification signal outputting circuit or an apparatus identification structure provided in a disk apparatus unit, the detection element switching circuit switches the detection resistance value of the detection element. A voltage detection circuit detects the potential difference between both terminals of the detection element. When a current control circuit detects an excessive current based on the potential difference, the current control circuit turns off a transistor (FET).

Growing community of inventors

Tachikawa, Japan

Junichi Ogawa