Samsung Electronics Co., Ltd.

Junhan Bae

Jaehyun Park

Kyeongjoon Ko

Gyeongseok Song

Jongjae Ryu

Hanseok Kim

Seok Hwan Kim

Kee-Won Kwon

Youngsoo Sohn

Hobin Song

Jung Hoon Chun

Byeonggyu Park

Hajung Park

Minkyu Kwon

Jongshin Shin

Kyungho Kim

Jaehyun Bae

Kyoungho Kim

Taejeong Kim

Ho-Bin Song

Sangun Bang

Chang-Kyung Seong

Sungeun Lee

Dongjo Kim

Nakwon Lee

Arom Lee

Duseung Oh

Yungeun Nam

Sooeun Lee

Sejong Park

Hyeonje Choe

Kyeong-Joon Ko

Suji Lee

A device includes a receiver analog front-end circuit including a path shared by an internal loopback current path and a calibration current path, wherein the receiver analog front-end circuit is configured to perform an internal test using the internal loopback current path while in a test mode, and equalize a first data signal while in a normal mode, the equalizing the first data signal including removing an offset from the first data signal using the calibration current path.

Continuous time linear equalizer and device including the same

An integrated circuit is provided. The integrated circuit includes: an active region extending in a first direction; gate electrodes extending in a second direction in parallel with each other; source/drain regions provided on the active region between the gate electrodes; a first gate contact connected to the gate electrodes and extending in the first direction; a first gate wiring pattern provided in a first wiring layer, electrically connected to the gate electrodes through the first gate contact, and overlapping the first gate contact along a third direction perpendicular to the first and second directions; and source/drain wiring patterns provided in a second wiring layer, electrically connected to the source/drain regions, respectively, extending in parallel with the second direction, and overlapping the source/drain regions along the third direction, the second wiring layer being provided on the first wiring layer.

Integrated circuit including high-speed device

A portable device and an operating method of the same are provided. The portable device includes a power line communication module performing power line communication with an external device, a memory module storing firmware data, and a controller controlling the power line communication module and the memory module, wherein the power line communication module sequentially provides an update initiation signal and firmware data to the external device, and provides an update end signal to the external device in response to a response signal transmitted by the external device.

Portable device communicating with charger and operating method thereof

An electronic device includes a charging integrated circuit (IC) including a direct charging circuit that charges a battery; and an application processor that issues a request to an external power source to output a maximum voltage corresponding to a target current, performs a ramp-up operation on a charging current input to the charging IC on the basis of the maximum voltage, compensates for a difference between the charging current and the target current in response to the charging current entering a constant current period, and enters a sleep mode during the constant current period in response to that the charging current reaching the target current.

Electronic device for charging battery based on direct charging and operating method of the electronic device

A digital-to-analog converter includes a current cell array including a plurality of current cells, each current cell of the plurality of current cells being configured to generate a current of a same magnitude; a first pattern connecting first current cells, among the plurality of current cells, arranged along a diagonal line of the current cell array; a second pattern connecting second current cells, among the plurality of current cells, arranged along a first oblique line parallel to the diagonal line; and a third pattern connecting third current cells, among the plurality of current cells, arranged along a second oblique line parallel to the diagonal line, the third pattern being electrically connected to the second pattern, wherein the diagonal line is between the first oblique line and the second oblique line.

Digital-to-analog converter including current cell array

A latch circuit and an equalizer including the same are provided. The equalizer includes: an even data path configured to receive a reception data signal and including a first summing circuit and a first latch circuit; and an odd data path configured to receive the reception data signal and including a second summing circuit and a second latch circuit. An even data signal output from the first latch circuit is configured to be input to the second summing circuit, and an odd data signal output from the second latch circuit is configured to be input to the first summing circuit. Each of the first latch circuit and the second latch circuit includes a latch and a multiplexer.

Latch circuit and equalizer including the same

Provided is an equalizer including: an input amplifier configured to amplify and output an input signal; a first equalization circuit including a first sampling circuit, a first arithmetic circuit, and a second arithmetic circuit, the first sampling circuit being configured to generate and output 1-1 to 1-N feedback signals, wherein N is a natural number greater than or equal to 2; and a second equalization circuit including a second sampling circuit, a third arithmetic circuit, and a fourth arithmetic circuit, the second sampling circuit being configured to generate and output 2-1 to 2-M feedback signals, wherein M is a natural number greater than or equal to 2.

Equalizer, operating method of equalizer and system including equalizer

Provided are a summing circuit and an equalizer including the summing circuit. The summing circuit includes: a reference signal generator generating a first reference signal and a second reference signal, based on a coefficient code; a first non-overlap clock buffer generating a first switching signal and a second switching signal by using the first reference signal; and a first current source receiving the first switching signal and the second switching signal generated by the first non-overlap clock buffer, generating a first output current by using a bias voltage, and outputting the first output current to an output line, wherein the first switching signal includes a switching signal and a complementary switching signal that is a complementary signal to the switching signal, and wherein a logic low period of the second switching signal is included in a logic high period of the complementary switching signal of the first switching signal.

Summing circuit and equalizer including the same

Disclosed is an integrated circuit including a first bias current generating circuit. The first bias current generating circuit includes a first amplifier receiving a reference voltage and a first voltage and amplifying a difference between them to output a first output voltage, a first bias current generator receiving the first output voltage and outputting a first bias current in response to the first output voltage, a variable resistor receiving the first bias current and outputting the first voltage in response to the first bias current and a calibration code, a second bias current generator receiving the first output voltage and outputting a second bias current to a peripheral circuit in response to the first output voltage, and a third bias current generator receiving the first output voltage and outputting a third bias current to an external device through a first pad in response to the first output voltage.

Integrated circuit using bias current, bias current generating device, and operating method for the same

A digital-to-analog conversion circuit includes a first digital-to-analog converter (DAC) and a second DAC. The first DAC includes a first current generation circuit (CGC) and a first current-to-voltage converter. The first CGC generates a first current based on a first digital code received through a first terminal to provide the first current to an output node. The second DAC includes a second CGC and a second current-to-voltage converter. The second CGC generates a second current based on a second digital code received through a second input terminal to provide the second current to the output node. The first current-to-voltage converter and the second current-to-voltage converter convert a sum of the first current and the second current to a an analog voltage corresponding to a sum of the first digital code and the second digital code, and output the analog voltage at the output node.

Digital-to-analog conversion circuit and receiver including the same

A semiconductor device includes a voltage generator generating a reference voltage, a first reference current generator receiving the reference voltage and generating a reference current, a non-volatile memory storing a calibration code, a first bias current generator mirroring the reference current to generate a first bias current, and a second bias current generator adjusting the reference current according to the calibration code of the non-volatile memory to generate a second bias current.

Semiconductor device including non-volatile memory, a bias current generator and an on-chip termination resistor, method of fabricating the same and method of operating the same

A phase-rotating phase locked loop (PLL) may include first and second loops that share a loop filter and a voltage controlled oscillator in order to perform the operation of a phase-rotating PLL, the first and second loops configured to activate in response to an enable signal. The PLL may further include a phase frequency detection controller configured to provide the enable signal to the first and second loops in response to a transition of a coarse signal that may be applied as a digital code.

Growing community of inventors

Yongin-si, South Korea

Junhan Bae