Nxp B.v.

Jozef R Poels

Tom Waayers

Hervé Fleury

Johan Corneel Meirlevede

Ruediger Solbach

Norbert Schomann

David P Price

A method is provided for testing an integrated circuit comprising multiple cores, with at least two cores having different associated first and second clock signals of different frequencies. A test signal is provided using a clocked scan chain clocked at a test frequency (TCK). A transition is provided in a clock circuit reset signal (clockdiv_rst) which triggers the operation of a clock divider circuit () which derives the first and second clock signals (clk_xx, clk_yy, clk_zz) from an internal clock () of the integrated circuit. The first and second clock signals thus start at substantially the same time, and these are used during a test mode to perform a test of the integrated circuit. After test, the test result is output using the clocked scan chain clocked at the test frequency (TCK). Clocking hardware is also provided, and these provide at-speed testing which enables on the fly switching between a relatively slow tester driven clock for the shift modes and faster clocks generated by on-chip PLLs and divider circuits for the test mode.

Growing community of inventors

Beuningen, Netherlands

Jozef R Poels