International Business Machines Corporation

Josh Bowman

Dung Q Nguyen

Sundeep Chadha

Salma Ayub

Cliff Kucharski

Dhivya Jeganathan

Techniques disclosed herein describe a variable latency pipe for interleaving instruction tags in a processor. According to one embodiment presented herein, an instruction tag is associated with an instruction upon issue of the instruction from the issue queue. One of a plurality of positions in the latency pipe is determined. The pipe stores one or more instruction tags, each associated with a respective instruction. The pipe also stores the instruction tags in a respective position based on the latency of each respective instruction. The instruction tag is stored at the determined position in the pipe.

Growing community of inventors

Austin, TX, United States of America

Josh Bowman