International Business Machines Corporation

Joseph O Celtruda

Joseph L Temple, Iii

Lishing Liu

David R Pruett

Jih-Kwon Peir

Anderson H Hunt

Kein A Hua

This invention implements a cache access system that shortens the address generation machine cycle of a digital computer, while simultaneously avoiding the synonym problem of logical addressing. The invention is based on the concept of predicting what the real address used in the cache memory will be, independent of the generation of the logical address. The prediction involves recalling the last real address used to access the cache memory for a particular instruction, and then using that real address to access the cache memory. Incorrect guesses are corrected and kept to a minimum through monitoring the history of instructions and real addresses called for in the computer. This allows the cache memory to retrieve the information faster than waiting for the virtual address to be generated and then translating the virtual address into a real address. The address generation machine cycle is faster because the delays associated with the adder of the virtual address generation means and the translation buffer are bypassed.

Growing community of inventors

Hopewell Junction, NY, United States of America

Joseph O Celtruda