Motorola Corporation

Joseph Michael Nowack

Brian Keith Classon

Bruce D Mueller

John C Johnson

Yumin Lee

A weighting device utilizes soft reliability values and class weighting factors to detect errors in digitized information. The soft reliability values can be provided by a decoder that processes the information according to a predetermined coding scheme. Bits representing the encoded information are classified accorded to classes defined by a bit sensitivity analysis. The bit sensitivity analysis can be based on subjective and/or objective criteria. As incoming bits are received by the weighting device, they are classified and class reliability values are computed for each class based on the soft reliability values. The class reliability values are then weighted to produce weighted class reliability values. Error concealment algorithms, coding rate determination, and coding rate requests can be activated based on the weighted class reliability values.

Method, apparatus, and article of manufacture for error detection and channel management in a communication system

A first group of bits (,), e.g., header symbols/bits, are interleaved to form a first group of interleaved bits. A second group of bits (,), e.g., data symbols/bits, are interleaved to form a second group of interleaved bits. The first and second groups of interleaved bits are mapped to an information burst (,). The first and second groups of interleaved bits may be mapped to the information burst relative to a group of known symbols (,) forming a training sequence. A disadvantaged bit location, i.e., a bit location within the mapping having a relative high probability of incurring a bit error, is identified and an advantaged bit location, i.e., a bit location within the mapping having a relatively low probability of incurring a bit error, is identified. A first group bit from the first group of interleaved bits mapped to the disadvantaged bit location is remapped to the advantaged bit location while a second group bit from the second group of interleaved bits mapped to the advantaged bit location is remapped to the disadvantaged bit location.

Method and apparatus for mapping bits to an information burst

A decoder circuit includes a probability circuit which generates branch metrics using bit-wise probabilities representing frame-to-frame correlation relationships. The branch metrics are input to a decoder which outputs decoded data bits as a function of the bit-wise probabilities for at least predetermined bit positions.

Growing community of inventors

Buffalo Grove, IL, United States of America

Joseph Michael Nowack