Motorola Corporation

Motorola Solutions, Inc.

Joseph A Charaska

Paul H Gailus

Manuel P Gabato

Armando J Gonzalez

Vadim Dubov

Robert E Stengel

Mark A Gannon

William J Martin

John Janos Bozeki

Stephen B Einbinder

Jeffrey B Wilhite

Jeffrey B White

A method and apparatus for single port modulation of a phase locked loop frequency modulator includes a phase locked loop with a voltage controlled oscillator (VCO) and a integer loop for multiplying up the output of the VCO which is divided by a fractional-N modulator and divider in the feedback control. The integer loop enables the use of a high frequency reference oscillator that allows a closed loop response of the phase locked loop having a bandwidth that is wider than the modulation bandwidth.

Method and apparatus for single port modulation using a fractional-N modulator

A frequency synthesizer includes: a frequency source generating a reference signal that includes a plurality of pulses having periodicity based on a reference frequency; a feedback loop that includes, a phase detector circuit, a loop filter, a controlled oscillator that generates an output signal at an output, and a loop divide circuit; a non-linear circuit element at an input of the phase detector circuit, which generates intermodulation distortion that causes at least one spurious signal at the output; and a controller controlling the loop divide circuit and the non-linear circuit element. The frequency synthesizer further includes a dither circuit that adjusts the timing of some of the pulses of the reference signal based on a parameter provided by the controller to the non-linear circuit element, thereby, providing a jittered reference signal to the non-linear circuit element for attenuating the at least one spurious signal at the output.

Method and apparatus for spur reduction in a frequency synthesizer

A method and apparatus for reducing in-band spurs in a fractional-N synthesizer () includes generating a compensated current signal by a charge pump () coupled to a phase detector (). The compensated current signal includes in-band spurs having frequencies within a frequency bandwidth associated with a loop filter (). The method then includes selectively dithering the compensated current signal with a sufficient dither level to spread the frequencies of in-band spurs beyond the frequency bandwidth associated with the loop filter (). The dithered compensated current signal is then passed through the loop filter () for filtering the in-band spurs having frequencies beyond the frequency bandwidth. The method then includes generating a voltage controlled oscillator (VCO) signal with reduced in-band spurs proportional to the filtered compensated current signal.

Method and apparatus for reducing spurs in a fractional-N synthesizer

A plurality of varactors are coupled via a first electrode to a shared terminal that in turn can operably couple to a source of control voltage. A second electrode for each varactor couples to a corresponding switch, where each switch couples to at least two different voltage levels. So configured, the second electrode of each varactor can be individually connected to either of two voltage levels. This can be leveraged to control, in coarse steps, the overall aggregate effective capacitance presented by these components. At least some of these varactors can have differing corresponding capacitances, the specific values of which can be selected in order to facilitate relatively equal spacing and substantially equal rates of reactance change versus the control voltage value between aggregate-capacitive reactance ranges as correspond to differing settings for the switches at various levels for the control voltage source.

Method and apparatus to facilitate the provision and use of a plurality of varactors with a plurality of switches

A system and method for reducing the transient responses in a phase lock loop (PLL) () with variable oscillator gain is disclosed. The system includes a charge pump () having an adapt mode and a normal mode of operation. The charge pump () also includes controlled trickle currents from current sources (), () which are applied to the output (), () of charge pump () to minimize the transient responses of the PLL (). A programmable delay is provided in the charge pump () and is configured using a controller () based on the variable oscillator gain for the PLL (). The configured programmable delay is used in the adapt mode of operation for adding a trickle current from the current source () to the adapt mode output ().

System and method for reducing transient responses in a phase lock loop with variable oscillator gain

A DPC () that includes: a frequency source (); a delay-locked loop () for receiving a clock signal and generating a plurality of phase-shifted clock signals; a control device () having a DPS () and a DAC () for receiving an input signal identifying a desired frequency for a synthesized signal; a selection circuit () for receiving the plurality of phase-shifted clock signals, selecting a sequence of the phase-shifted clock signals and outputting a coarse synthesized signal; a variable delay cell () having a first input coupled to the selection circuit to receive the coarse synthesized signal and a second input coupled to the control device for receiving a fine tune adjustment signal to modify the coarse synthesized signal to generate the synthesized signal () having substantially the desired frequency. The DPC further includes training apparatus for calibrating the DPC.

Method and apparatus for frequency synthesis

A system and method for reducing a transient response in a phase lock loop (PLL) () is disclosed. The system includes an adapt mode charge pump (), a normal mode charge pump () and the use of controlled trickle currents (), () applied to those charge pumps to minimize a transient response of the PLL ().

System and method for reducing transient response in a fractional N phase lock loop

A delay-locked loopthat includes: an adjustable frequency source () for generating a clock signal () having an adjustable frequency; an adjustment and tap selection controller () for determining a first frequency as a function of a second frequency and for causing the frequency source to adjust the frequency of the clock signal to substantially the first frequency, the second frequency being the desired frequency of a first output signal; a delay line () configured to receive the clock signal for generating a plurality of phase-shifted clock signals; and a first selection circuit () for receiving the plurality of phase-shifted clock signals and for selecting, one at a time and under the control of the adjustment and tap selection controller, a first sequence of the phase-shifted clock signals for generating the first output signal having substantially the second frequency.

Adjustable frequency delay-locked loop

A noise source (113 or 217) is coupled to an analog-to-digital converter (115 or 219) so as to remove at least some unwanted spectral components from the analog-to-digital converter (115 or 219) output. In one embodiment, the noise source (113 or 217) is comprised of a sigma-delta digital-to-analog modulator.

Noise source for an analog-to-digital converter

An analog-to-digital (A/D) circuit comprising a multi-pole gain stage, a quantizer, and a feedback stage is stabilized when an analog input signal is excessive in the following manner. A stabilization detector continually samples a representation of stabilization of the A/D circuit. When the representation of stabilization is unfavorable, the stabilization detector increases, via a stabilizer, phase margin by adjusting the pole locations of the multi-pole gain stage based on the degree of unfavorability of the representation of stabilization. With the increased phase margin, the A/D circuit continues to provide digital representations of the analog input signal.

Growing community of inventors

Melrose Park, IL, United States of America

Joseph A Charaska