Infineon Technologies Ag

Joon Shyan Tan

Ralf Otremba

Bernd Schmoelzer

Edward Fürgut

Mei Fen Hiew

Li Fong Chong

Yee Beng Daryl Yeow

A semiconductor package is disclosed. In one example, the semiconductor package includes a package body. A first diepad is at least partially uncovered by the package body at the first main surface. A second diepad is at least partially uncovered by the package body at the first main surface. A first semiconductor chip is arranged on the first diepad. A second semiconductor chip is arranged on the second diepad. The semiconductor package further includes at least one lead protruding out of the package body at the side surface. A first groove is formed in the first main surface, wherein the first groove is arranged between the first diepad and the second diepad, and a second groove is formed in the first main surface, wherein the second groove is arranged between the at least one lead and at least one of the first diepad and the second diepad.

Growing community of inventors

Seremban, Malaysia

Joon Shyan Tan