Samsung Electronics Co., Ltd.

Doosan Infracore Co., Ltd.

Fasoo.com.co.ltd.

Jong-young Kim

Myung-Hoon Choi

Ki Tae Park

Hee-Choul Park

Chang-Rae Kim

Bo Geun Kim

Min-Chul Chung

Hyun-bo Shin

Jong-II Lee

Bo-Sung Seo

An adapter for a roller tappet of an engine may include a body and a support. The body may be combined with a cylinder block of the engine. The body may include oil inlet connected to main gallery of the cylinder block to receive an oil from the main gallery. The support may be extended from one end of the body to support the roller tappet. The support may include a first oil passageway connected to the oil inlet. The first oil passageway is formed through the body and the support to supply the oil supplied from the oil inlet to the roller tappet. Thus, the oil may be supplied from the main gallery to the roller tappet through the oil passageway so that it may not be required to form an additional oil passageway, which may supply the oil to the roller tappet, in the cylinder block.

Adapter for roller tappet of engine and engine roller tappet assembly including same

A memory system performs a first sensing operation to sense whether multi-level cells assume an on-cell state or an off-cell state in response to a first read voltage applied to a selected word line. It then supplies a pre-charge voltage to bit lines corresponding to multi-level cells that have been sensed as assuming the off-cell state in response to the first read voltage, and it performs a second sensing operation with the supplied pre-charge voltage to sense whether each of the multi-level cells that have been sensed as assuming the off-cell state assumes an on-cell state or an off-cell state in response to a second read voltage applied to the selected word line.

Memory sensing system comprising nonvolatile memory device and related method of operation

A nonvolatile memory device includes a plurality of memory blocks, and a pass transistor array transmitting a plurality of drive signals to a selected memory block among the plurality of memory blocks in response to a block select signal. The pass transistor array includes high voltage transistors including one common drain and two sources formed in one active region and one of the plurality of drive signals transmitted to the common drain is transmitted to different memory blocks through the two sources.

Nonvolatile memory device and method of driving the same

Provided are an application module injection device, a computing device including an application module injection function, and a recording medium that records a program for executing an application module injection method. The application module injection device includes a function registration unit configured to register, in an operating system (OS), a first callback function for receiving a notice about whether a process corresponding to a program whose execution is instructed by a user is created from the OS and a second callback function for receiving a notice about whether an image corresponding to the program whose execution is instructed by the user is driven, a process information acquisition unit configured to receive the notice about whether the process corresponding to the program whose execution is instructed by the user is created from the OS through the first callback function, a process determination unit configured to select a process generated so as to correspond to the program whose execution is instructed by the user as an application module injection target process when the program whose execution is instructed by the user, which is determined through the second callback function, corresponds to a predetermined type of program, a context change unit configured to change a first entry point included in a context of a thread corresponding to the application module injection target process into a second entry point of an injected application module, and an application module injection unit configured to inject the application module into the application module injection target process.

Application module injection device, computing device including application module injection function, and recording medium for recording program for executing application module injection method

Disclosed is a decoder circuit including: a redundancy section row decoder for responding a redundancy main word line signal, thereby selecting a redundancy section word line; a normal section row decoder for receiving a redundancy signal and a normal main word line signal applied from a row redundancy address decoder, thereby selecting a section word line; and, a row redundancy address decoder for generating a signal having a pulse width up to before a next cycle following a redundancy cycle as a redundancy signal, thereby providing the signal to the normal section row decoder and providing the redundancy main word line signal to the redundancy section row decoder during the redundancy cycle, in response to a clock transiting in the redundancy cycle.

Decoder circuit using redundancy signal having a short pulse format

A method of forming a hemispherical grained silicon layer includes the step of forming a first amorphous silicon layer on an integrated circuit substrate by exposing the integrated circuit substrate to a first atmosphere including a silicon source gas and an anti-nucleation gas. A hemispherical grained silicon layer is formed on the amorphous silicon layer opposite the substrate. The anti-nucleation gas can be nitrogen oxide or oxygen.

Methods of forming hemispherical grained silicon layers including

A redundancy decoding circuit for a semiconductor memory device is shown which includes a comparator which decodes and outputs a redundant memory cell address in response to an address signal, where the comparator includes internal fuses that are coupled to an output terminal of the comparator and which can be selectively cut in order to determine the redundant memory cell address. The redundancy decoding circuit also includes a driving unit which supplies a driving current to the output terminal of the comparator in response to a switching control signal. A pulse generator generates a power up pulse having a predetermined width responsive to power up of the redundancy decoding circuit. A switching control signal generator, which includes a master fuse connected in series with a switching element, generates the switching control signal at a predetermined voltage level in response to the power up pulse generated by the pulse generator even when the master fuse is incompletely cut.

Redundancy decoding circuit for a semiconductor memory device

An input buffer circuit for converting a TTL(TTL:Transistor transistor logic) level signal supplied from an outside into an internal CMOS level signal. The input buffer circuit comprises a power voltage terminal supplied with a power voltage, a power voltage sensing signal generator for detecting a level of the power voltage by inputting as source power the power voltage supplied to the power voltage terminal and for outputting a power voltage sensing signal respondent to the detected level, and switching means for convening an external signal into an internal signal and for performing an switching operation in response to a level of the power voltage sensing signal positioned on an output path to output the convened signal.

Growing community of inventors

Seoul, South Korea

Jong-young Kim