Samsung Electronics Co., Ltd.

Jong-Yeol Park

Chi-Weon Yoon

Sang-Won Hwang

Sung-won Yun

Jung-Yun Yun

Dong-hee Lee

Hyun-Duk Cho

Su-Yong Kim

Kyong-Ae Kim

A three-dimensional (3D) semiconductor memory device comprises memory cell strings each comprising at least one selection transistor and at least one memory cell, a first pass transistor group sharing a first well region and comprising a first selection line pass transistor connected to the selection transistor and a first world line pass transistor connected to the memory cell, a second pass transistor group sharing a second well region and comprising a second selection line pass transistor connected to the selection transistor, and a controller that controls the first pass transistor group and the second pass transistor group. The controller applies selected voltages to the first and second well regions during read operation.

Three dimensional semiconductor memory device

A nonvolatile memory device for preventing program disturbances includes a memory cell array block, a word line driver, and a well bias control unit. The memory cell array block includes at least one cell string having a plurality of memory cells serially connected to a bit line and alternately connected to even word lines and odd word lines. After a program verification, the word line driver drives the even word lines with a first voltage and then the odd word lines with the first voltage to drop the even word line to a voltage lower than the first voltage. The well bias control unit floats a bias of a p-well formed by high voltage NMOS transistors that apply corresponding driving voltages to the even word lines and the odd word lines according to an operation mode of a program operation, a read operation, and an erase operation.

Nonvolatile memory device for preventing program disturbance and method of programming the nonvolatile memory device

In a flash memory device, different self-boosting techniques are selectively applied to a string of serially connected memory cells responsive to a programming voltage applied to a selected word line. For example, non-local self-boosting and local self-boosting may be selectively applied responsive to the programming voltage applied to the selected word line. For example, non-local self-boosting and local self-boosting may be selectively applied to a first string of serially-connected cells responsive to the programming voltage during an incremental step pulse programming (ISPP) of a selected cell of a second string of serially-connected cells.

Memory devices and methods using selective self-boost programming operations

A memory card comprises a memory controller connected to a non-volatile memory module. The memory controller comprises a first circuit adapted to convert a first external address into a first internal address using a program stored in an internal memory. The memory controller further comprises a hardware accelerator adapted to generate a second internal address based on the first internal and external addresses.

Memory card providing hardware acceleration for read operations

A method for managing data stored in a non-volatile memory having a plurality of memory blocks includes, first, determining if an error occurs in the read data in a selected memory block. If an error occurs in the read data in the selected memory block, then a region to which the selected memory block belongs is determined. If the selected memory block belongs to a code data region, it is determined if the number of bit errors of the read data is less than or equal to an allowed number of bit errors. If number of bit errors of the read data is less than or equal to the allowed number of bit errors, the selected memory block of the code data region is replaced with a reserved memory block, and the selected memory block of the code data region is designated to a user data region.

Data management technique for improving data reliability

A refresh circuit having a variable restore time according to an operating mode of a semiconductor memory device and a refresh method of the same is provided. The refresh circuit includes a refresh pulse generating unit for receiving a clock signal to generate first and second refresh signals, a standby refresh signal generating unit for receiving the second refresh signal and a chip select signal to generate a standby refresh signal, the chip select signal representing an active state and a standby state of the semiconductor memory device, and a word-line pulse generating unit for receiving the first refresh signal and the standby refresh signal to generate a word-line driving signal. A pulse width of the word-line driving signal generated at the standby state is longer than that generated at the active state resulting in a sufficient refresh time at each memory cell.

Growing community of inventors

Goyang-si, South Korea

Jong-Yeol Park