Texas Instruments-acer Incorporated

Jonathan Yen-Ping Chou

Peter Kuo-Yuan Hsu

Tsu Chu Wu

Tsun-Chu Wu

A circuit for reducing the transmission delay of the SDRAM by using a cascade-amplifying scheme. The circuit principally encompasses a memory array core for storing data, a main amplifier for initially amplifying the data, an MO-pair receiving amplifier for recognizing and amplifying the data, and an output neighborhood for outputting the data when the data convey a log data path. When the required data output from the memory array core is amplified by the main amplifier, the differential level of the required data will appear at both the far end and the near end of the data path. Therefore, the transmitted data at the far end can be amplified again as long as the differential level is sufficient.

Circuit of reducing transmission delay for synchronous DRAM

The present invention discloses a circuit that reduces the transmission delay of the redundancy evaluation for SDRAM. After an input address is decoded as an external address, the external address is routed to a global factor generator to generate global factors accompanied with an address strobe pulse. The external address is also routed to a redundancy check circuit for starting the redundancy evaluation. Therefore, the redundancy evaluation can be performed as soon as the external address comes. While the external address comes, a column burst pulse and a system clock are directed to the internal counter of the global factor generator for counting continuously. The current count value is treated as an internal address and then routed to the redundancy check circuit to output the ready redundancy evaluation. After the redundancy evaluation and a column synchronous pulse generated by the global column factor generator come to a column redundancy latch, a signal that indicates whether a normal or a redundant memory cell is accessed is sent to a local column factor generator. Finally, a normal or a redundancy bit-line selector is generated to enable a read/write operation. Therefore, the transmission delay that is caused by awaiting the generation of the redundancy evaluation can be significantly reduced.

Growing community of inventors

Taipei, Taiwan

Jonathan Yen-Ping Chou