Intel Corporation

Jonathan Oder

Michael N Derr

Arthur Jeremy Runyan

Prashant D Chaudhari

Upon external display configuration change, a graphics display driver or any suitable hardware or software modifies the clock frequency of the processor core (e.g., graphics processor core) display engine. The graphics display driver or any suitable hardware or software reprograms the core display clock PLL (CDCLK PLL) to a new frequency, without any dead clocks during such frequency change. A divide-by-2 divider changes the frequency of the PLL on the fly or dynamically. The technique may not require the PLL to be turned off and turned back again at all.

Growing community of inventors

Chandler, AZ, United States of America

Jonathan Oder