Pdf Solutions, Incorporated

Jonathan O Burrows

Dennis Ciplickas

Christopher Hess

Larg H Weiland

Hans Eisenmann

Rakesh Vallishayee

Joseph C Davis

Christoph Dolainsky

Yunqiang Zhang

Kai Peter

Howard Read

A method comprises the steps of: (a) simulating on a processor a fabrication of a plurality of layout patterns by a lithographic process; (b) determining sensitivities of the layout patterns to a plurality of parameters based on the simulation; (c) using the sensitivities to calculate deviations of the patterns across a range of each respective one of the parameters; and (d) selecting ones of the patterns having maximum or near-maximum deviations to be used as test patterns.

Generalization of the photo process window and its application to OPC test pattern design

A hot spot is identified within a mask layout design. The hot spot represents a local region of the mask layout design having one or more feature geometries susceptible to producing one or more fabrication deficiencies. A test structure is generated for the identified hot spot. The test structure is defined to emulate the one or more feature geometries susceptible to producing the one or more fabrication deficiencies. The test structure is fabricated on a test wafer using specified fabrication processes. The as-fabricated test structure is examined to identify one or more adjustments to either the feature geometries of the hot spot of the mask layout design or the specified fabrication processes, wherein the identified adjustments are capable of reducing the fabrication deficiencies.

Method for improving mask layout and fabrication

Growing community of inventors

San Jose, CA, United States of America

Jonathan O Burrows