Src Computers, Inc.

Jonathan L Bertoni

Lee A Burton

A split directory-based cache coherency technique utilizes a secondary directory in memory to implement a bit mask used to indicate when more than one processor cache in a multi-processor computer system contains the same line of memory which thereby reduces the searches required to perform the coherency operations and the overall size of the memory needed to support the coherency system. The technique includes the attachment of a &ldquo;coherency tag&rdquo; to a line of memory so that its status can be tracked without having to read each processor's cache to see if the line of memory is contained within that cache. In this manner, only relatively short cache coherency commands need be transmitted across the communication network (which may comprise a Sebring ring) instead of across the main data path bus thus freeing the main bus from being slowed down by cache coherency data transmissions while removing the bandwidth limitations inherent in other cache coherency techniques. The technique disclosed may be further expanded to incorporate the &ldquo;bus lock&rdquo; capability of bus-based systems compatible with the requirements for multi-processor synchronization.

Growing community of inventors

Colorado Springs, CO, United States of America

Jonathan L Bertoni