Hewlett-packard Development Company, L.p.

John Maly & Associates, Inc.

John Warren Maly

Ryan Clarence Thompson

Zachary Steven Smith

Adam Caison Brown

Lisa F Maly

Ryan Clarenc Thompson

A method and apparatus for tracking packets in a processor architecture verification system are disclosed herein. An embodiment of the method comprises identifying a completion event associated with the transfer of a packet across a point to point link network of a virtual bus interface; creating an identification for the packet; and storing data associated with the packet in a database, the data being indexable by way of the identification.

Processor architecture verification

What is addressed is the problem of dialing telephone numbers stored in the memory of a telephonic device at inopportune and/or inappropriate times for the contacts in question. A telephonic device's database may incorporate means for flagging selected contacts or contact phone numbers for calling-confirmation step(s) to prompt the user to ensure that an outgoing call is appropriate. Alternatively, a contact's local time and/or local time zone may be displayed when browsing a contacts list and/or upon call-initiation to the contact. The proposed solutions encompass communication devices that use buttons, switches, dials, wheels, joysticks, track sticks, trackballs, keypads, keyboards, touchpads, touch screens, voice-recognition commands, biometric-authentication devices, other input technology, or any combination thereof, and wired and wireless communication device accessories. Additionally, the proposed solutions can incorporate various contact-location technologies in order to facilitate automated determination of the current local time and/or time zone and/or vacation status for a contact.

Apparatus and methods for protection from inappropriate phone-dialing

A computer implemented method of verifying events generated by an agent includes detecting an input signal at an input of the agent, generating an expected output signal based at least in part on the input signal, detecting an output signal at an output of the agent, wherein the output signal is a translation of the input signal generated by the agent, and comparing the output signal with the expected output signal to verify whether the agent produced the output signal correctly based on the input signal.

Expectation based event verification

A computer implemented method of verifying events generated by an agent includes detecting a stimulus at an input of the agent and determining whether generation of an event by the agent in response to the stimulus is conditional. An expectation of the event is created based at least in part on the stimulus, wherein the agent is expected to generate the event. The method also includes making the expectation speculative if the generation of the event is conditional.

Speculative expectation based event verification

In one embodiment, a system and method for identifying incomplete transactions includes identifying termination of a test case run on a processor verification system, examining a pending transaction list to identify incomplete transactions, and examining at least one forward progress vector to identify incomplete transactions.

Systems and methods for identifying incomplete transactions

Disclosed are systems and methods for identifying erroneous transactions. In one embodiment, a system and a method pertain to monitoring an interface, determining information related to termination of a test case, and after the test case has terminated, identifying an incomplete transaction that should have completed prior to termination of the test case.

Systems and methods for identifying erroneous transactions

A system is provided for terminating processes that are executing on a plurality of distributed computing nodes. The system comprises a batch queuing system configured to receive jobs from a user and to dispatch jobs to the distributed computing nodes. A process shutdown interface is included that is configured to receive task criteria for terminating processes corresponding to the task criteria on the distributed computing nodes. An automatic process shutdown module is in communication with the process shutdown interface. The automatic process shutdown module is configured to retrieve information based on the task criteria from the batch queuing system regarding the processing location of jobs submitted to the batch queuing system. The automatic process shutdown module is also configured to terminate the processes on the computing nodes for jobs that are identified using the information obtained from the batch queuing system.

System and method for terminating processes in a distributed computing system

In one embodiment, a system and method pertain to identifying an output signal having indeterminate timing, creating an expectation for a signal change associated with the output signal, and adding the expectation to an ordered list of expectations for the output signal. In another embodiment, a system and method pertain to detecting a signal change, identifying a vector associated with the signal in which the change occurred, examining pending expectations of the vector until a mature expectation is identified, comparing an expected value contained in the mature expectation with the detected signal change, and reporting an error if the expected value does not match the detected signal change.

Systems and methods for conducting future signal checks

A method for identifying predictable data sharing locations includes generating a testcase thread of code, creating a list of data lines used by the generated testcase thread of code, and generating a list of predictable data sharing locations based on the data line list.

Method and apparatus for biased identification of potential data sharing locations

A method for testing the correct behavior of an integrated circuit includes forming a list of potential data sharing locations, collecting memory access statistics of the potential data sharing locations, and forming subsequent test case threads to test specialized processing conditions of the integrated circuit based on the memory access statistics of the potential data sharing locations.

Method and apparatus for tracking memory access statistics for data sharing applications

Systems, methodologies, media, and other embodiments associated with a system for producing a bus-type header-type field from a point-to-point data-type field are described. One exemplary system embodiment includes a logic configured to identify that a point-to-point transaction includes non-memory-data information encoded in a data flit, a logic configured to extract the non-memory-data information from the data flit, and a logic configured to produce a header-type field for a bus-type transaction produced by the virtual bus interface from the point-to-point transaction.

Virtual bus interface production of header-type fields from data-type fields

A system and method for building a test case operable to test a circuit design, the test case including a summary of instructions. In one embodiment, an instruction generation engine generates a set of instructions of which at least one instruction includes a temporarily uncommitted value. A first summary generation engine portion generates an interfaceable enumeration of the set of instructions wherein each of the temporarily uncommitted values is denoted by an uncommitted reference. A second summary generation engine portion resolves the respective values of the uncommitted references and generates an interfaceable listing of the uncommitted references and their the respective values. The set of instructions and the interfaceable listing of the resolved uncommitted references may be arranged to form the test case.

System and method for building a test case including a summary of instructions

Method and system for automatically backtracing through a testcase file. First the testcase file is accessed. Next, a start line identifier for specifying an instruction line in the testcase file at which to begin processing is received. The instruction line in the testcase file that is specified by the start line identifier is processed first. The previous instruction lines in the testcase file are then processed in a sequential fashion until the beginning of the testcase file is reached.

Automated method and system for backtracing of instruction parameters from specified instruction in test cases

Techniques are disclosed for initializing a representation of a cache in a microprocessor design under test. The cache representation includes a plurality of cache entries, each of which is uniquely referenced by an address-way pair. A test case includes a plurality of cache initialization records, each of which includes a cache entry reference and an initial cache entry value. Each cache entry reference includes an address identifier and a way identifier. An initializer reads the cache initialization records and uses the records which contain valid address-way pairs to initialize cache entries in the cache representation. The initializer then uses the remaining records, in which the way identifier is an invalid (e.g., null) value, to initialize cache entries in the cache representation. Valid way identifiers are selected for these records in a manner which ensures that cache entries are not initialized more than once.

Microprocessor cache design initialization

Systems, methods and software products are provided for transaction logging and intelligent error reporting in an expectation-based memory agent checker. Simulation status information is appended to one or more transaction log messages generated by the expectation-based memory agent checker. A cause of error indicated by mismatch between simulated output transaction events and expected output transaction events is determined. Information about the error is appended to one or more error messages generated by the expectation-based memory agent checker.

Growing community of inventors

Laporte, CO, United States of America

John Warren Maly