Lattice Semiconductor Corporation

Joel Copien

Satwant Singh

Wei Han

Fulong Zhang

Ming Hui Ding

Sreepada Hegade

Gordon Hands

Ravindar Lail

Various techniques are provided to implement fast boot for programmable logic devices (PLDs). In one example, a method includes receiving configuration data associated with a PLD. The PLD includes an array of configuration memory cells including logic block memory cells and input/output (I/O) block memory cells associated with the PLD's logic fabric and I/O fabric, respectively. The method further includes programming a subset of the I/O block memory cells with the configuration data, and providing a wakeup signal to activate functionality associated with a portion of the I/O fabric. The method further includes programming remaining configuration memory cells of the array with the configuration data, where the remaining configuration memory cells include at least a subset of the logic block memory cells. The method further includes providing a wakeup signal to activate functionality associated with at least a portion of the logic fabric. Related systems and devices are provided.

Fast boot systems and methods for programmable logic devices

Growing community of inventors

Portland, OR, United States of America

Joel Copien