Nvidia Corporation

Joe L Yeun

Curtis R Priem

Walter E Donovan

David B Kirk

Gopal Solanki

A method and graphics accelerator apparatus for pipelined generation of output values for a sequence of pixels, with generation of output values for each of at least two textured pixels during each pipeline clock interval. The apparatus includes a combiner stage capable of producing output values during each clock interval of the pipeline, wherein the output values are indicative of a blend of a plurality of textures with a single pixel when the combiner stage operates in a first mode, and the output values are indicative of a blend of an individual texture with two pixels when the combiner stage operates in a second mode.

Graphics pipeline selectively providing multiple pixels or multiple textures

A graphics accelerator pipeline including a combiner stage capable of producing output values during each clock interval of the pipeline which map a plurality of textures to a single pixel or an individual texture to two pixels.

Growing community of inventors

San Jose, CA, United States of America

Joe L Yeun