Boe Technology Group Co., Ltd.

Hefei Xinsheng Optoelectronics Technology Co., Ltd.

Hefei Boe Optoelectronics Technology Co., Ltd.

Other

Boe Technology Groupco., Ltd.

Newcosemi (beijing) Technology Co., Ltd

Jinliang Liu

Mo Chen

Songmei Sun

Yang Zhang

Miao Zhang

Jian Zhao

Jilei Gao

Jing Sun

Huanyu Li

Chang Liu

Xuebing Jiang

Wuxia Fu

Deyi Pi

Guangyan Tian

Hui Wang

Zheng Wang

Hongqiang Luo

Rongcheng Liu

Yongxian Xie

Xiong Xiong

Zuwen Liu

Xiaozhe Zhang

Xiujian Zhu

Provided are shift register, driving method thereof, gate driving circuit and display device. The shift register includes input circuit, pull-up circuit, reset circuit, at least one noise reduction circuit, and at least one pull-down node control circuit. At least one pull-down node control circuit is coupled to at least one pull-down node, low voltage signal terminal, and reset signal terminal, and configured to control voltage level of at least one pull-down node according to signal of reset signal terminal. At least one pull-down node control circuit controls level of at least one pull-down node to second level higher than or equal to on level in response to signal of reset signal terminal having on level, and controls voltage level of at least one pull-down node to third level between on level and first level in response to signal of reset signal terminal transitioning from on level to off level.

Shift register and driving method effectively avoiding threshold value drift of thin film transistor and better noise reduction

The present disclosure is related to a gate driving circuit. The gate driving circuit may include a first pull-up subcircuit; a second pull-up subcircuit; a first pull-down subcircuit; and a second pull-down subcircuit. The first pull-up subcircuit may be configured to output a high level to the output terminal under control of a first control signal of a first control signal terminal. The second pull-up subcircuit may be configured to output a high level to the output terminal under control of a second control signal of a second control signal terminal. The first pull-down subcircuit may be configured to pull down a level of the output terminal under control of the first control signal. The second pull-down subcircuit may be configured to pull down the level of the output terminal under control of the second control signal.

Gate driving circuit, driving method thereof, and display apparatus

A shift register unit, a gate driving circuit, a display device, and a driving method are provided. The shift register unit includes an input circuit, an output circuit, and a first node control circuit. The input circuit is configured to charge a first node in response to an input signal; the output circuit is configured to output an output signal at an output terminal under control of a level signal of the first node; and the first node control circuit is configured to receive a precharge control signal from a precharge control terminal and charge the first node in response to the precharge control signal before the output terminal outputs the output signal.

Shift register unit comprising input circuit, output circuit, and first node control circuit, gate driving circuit, display device, and driving method

An array substrate, a display panel, a display device and a method for designing the display panel are provided. The array substrate includes a plurality of pixel units, wherein each of the pixel units includes a plurality of sub-pixels, each of the sub-pixels includes a pixel electrode, and the pixel electrode includes a plurality of strip-shaped sub-pixel electrodes arranged in a comb-teeth form, and the sub-pixels of one of the pixel units include at least two sub-pixels. A width of the strip-shaped sub-pixel electrode of any one of the at least two sub-pixels is different from a width of the strip-shaped sub-pixel electrode of any other one of the at least two sub-pixels, and/or an interval between the strip-shaped sub-pixel electrodes of any one of the at least two sub-pixels is different from an interval between the strip-shaped sub-pixel electrodes of any other one of the at least two sub-pixels.

Array substrate, display panel, display device and method for designing display panel

A gate driving unit includes a first pull-down node control circuit, a second pull-down node control circuit and a pull-up node resetting circuit. The first/second pull-down node control circuit is configured to control a first/second pull-down node to be electrically connected to, or electrically disconnected from, a second/first control voltage end under the control of a potential at a pull-up node. The pull-up node resetting circuit is configured to control the pull-up node to be electrically connected to the second control voltage end under the control of a potential at the first pull-down node, and control the pull-up node to be electrically connected to the first control voltage end under the control of a potential at the second pull-down node.

Gate driving unit, gate driving method, gate driving circuit and display device

A system and a method for hitless clock switching are provided. In the system, a sampling circuitry group samples a primary reference clock signal and a secondary reference clock signal to obtain first and second sampling information, respectively. A phase detector group obtains a phase difference between the primary and secondary reference clock signals with the first and second sampling information. A compensator group adds the phase difference to a phase of the secondary reference clock signal to obtain a backup reference clock signal. When the primary reference clock signal is abnormal or missing, the signal selector determines the backup reference clock signal as a target reference clock signal and sends it to a phase-locked loop. The phase-locked loop performs loop control on the target reference clock signal, thereby implementing hitless switching of reference clock signals.

System and method for hitless clock switching

A shift register circuit is disclosed that includes an input control circuit configured to set a first node at a first potential in response to an active pulse signal from a signal input terminal, an output control circuit configured to supply a clock signal from a first clock signal terminal to a signal output terminal in response to the first node being at the first potential, the first potential being less than a potential of the active pulse signal and greater than or equal to a potential for maintaining operation of the output control circuit, and a reset circuit configured to supply a reference voltage from a reference voltage terminal to the first node and the signal output terminal in response to a reset signal.

Shift register circuit and driving method thereof, gate driving circuit, and display device

There are provided a shift register unit and a driving method thereof. The shift register unit includes: an input circuit, whose first terminal receives an input signal of the shift register unit, and second terminal is connected to a pull-up node, the input circuit being configured to output the input signal to the pull-up node; an output circuit, whose first terminal is connected to a clock signal terminal, second terminal is connected to the pull-up node, third terminal is connected to an output terminal of the shift register unit, the output circuit being configured to output a signal of the clock signal terminal to the output terminal under the control of the pull-up node; a pull-up node control circuit, and the pull-up node control circuit being configured to discharge the pull-up node through third power supply voltage terminal under the control of a first power supply voltage terminal.

Shift register unit and driving method thereof, gate driving apparatus and display apparatus

Various embodiments a PLL-based clock unit is disclosed. An exemplary clock unit includes a PLL, a low-jitter XO to provide a low-jitter input clock and a low-cost TCXO to provide a low-temperature-drift clock. The clock unit additionally includes a holdover module coupled to the PLL and configured to receive the low-jitter input clock and a reference input clock; record a relationship between the low-jitter input clock and the reference input clock during a normal operation mode; and output the recorded relationship to the PLL as a control signal during a holdover operation mode when the reference input clock is unavailable. This clock unit additionally includes a statistical module to compute a relationship between the low-jitter input clock and the low-temperature-drift clock; and a control module to dynamically adjust the output of the holdover module based on the determined relationship so that the output clock of the clock unit maintains both low-jitter and low-temperature-drift characteristics.

Method and system for maintaining a low-jitter low-temperature-drift clock during a holdover operation

A shift register circuit includes a set circuit, a first reset circuit, a first control circuit, and an output circuit. The output circuit is configured to change an active potential at the first node further away from an inactive potential in response to a first clock signal transferred to a signal output terminal being active, and the first control circuit is further configured to, responsive to the first clock signal transferred to the signal output terminal being active, restrict a change in the active potential at the first node based on a second reference voltage from a second reference voltage, the second reference voltage having a magnitude between an active input pulse and the inactive potential.

Shift register circuit, driving method thereof, gate drive circuit, display panel and display device

A pixel driving circuit and a driving method thereof, an array substrate, and a display device. The pixel driving circuit includes a drift suppression unit, a data writing unit, a compensating unit, and a working unit; the drift suppression unit receives a reference control signal and a reference signal; the drift suppression unit is configured to output the reference signal to the compensating unit under control of the reference control signal during a drift suppression period and a resetting period; during the drift suppression period, an electrical potential of the reference signal is smaller than zero.

Pixel driving circuit and driving method thereof, array substrate, and display device

An array substrate, a display panel and display device including the array substrate, and a method of manufacturing the array substrate are provided. The array substrate includes a display area, a plurality of first transistors disposed in the display area, a non-display area disposed at a periphery of the display area and a plurality of second transistors disposed in the non-display area, wherein compared to the plurality of first transistors, an active layer of each second transistor has a smaller thickness.

Array substrate and manufacturing method thereof, display panel and display device

The present disclosure provides a gate driving circuit, a method for detecting the gate driving circuit, an array substrate and a display apparatus. The gate driving circuit comprises a plurality of cascaded gate driving units, access units, a first signal line and a second signal line. Each access unit is connected to its corresponding gate driving unit and the gate driving unit at the next stage to its corresponding gate driving unit. The access unit corresponding to the gate driving unit at each odd stage is connected to the first signal line such that the first signal line detects an output signal from that gate driving unit via the access unit, and the access unit corresponding to the gate driving unit at each even stage is connected to the second signal line such that the second signal line detects an output signal from that gate driving unit via the access unit.

Gate driving circuit and method for detecting same, array substrate and display apparatus

Polarity reversion driving method and apparatus of liquid crystal display and a liquid crystal display are provided. In the method, four frames constitute one polarity reversion driving period, in which a first frame and a third frame have a same polarity arrangement with reversed polarities; a second frame and a fourth frame have a same polarity arrangement with reversed polarities; the first frame and the second frame have different polarity arrangements and corresponding pixels in adjacent two frames have complementary charging effects. The apparatus includes a time schedule controller, a logic controller and a source driver. Charging effects of pixels in frames are controlled by setting a polarity arrangement of pixels in each frame so that charging effects of corresponding pixels are complementary in adjacent two frames, thereby relieving the problem of reduced display quality due to inconsistent charging effects of pixels on two sides of data lines.

Polarity reversion driving method and apparatus of liquid crystal display, and a liquid crystal display

The present disclosure provides an array substrate. The array substrate includes a display region and a plurality of control lines, the display region being divided into a plurality of sub-regions, each sub-region comprising a plurality of pixels, each pixel including a common electrode. Common electrodes in pixels in a sub-region are electrically connected together; common electrodes in two sub-regions are connected by a switching unit; and a control line is connected with the common electrodes in the sub-region to provide a common voltage signal to the common electrodes.

Growing community of inventors

Beijing, China

Jinliang Liu