Novatek Microelectronics Corp.

Jin-Ming Chen

Hsing-Chien Yang

Lucian-Yuan

A circuit for computing sums of absolute difference (SAD) is provided. The circuit has an absolute difference circuit, a first adder, a first register and a first selective circuit. The absolute difference circuit receives a first data PMand a second data PSand output a absolute difference data AD, wherein AD=|PM&#x2212;PS|. The first adder receives and adds the absolute difference data and a first accumulative data, and outputs a first sum. The register receives and locks the first sum according to a first preset timing sequence, and outputs a first sum of absolute difference data. The first selective circuit receives and selects the first sum of absolute difference data or 0, and outputs the selected data as the first accumulative data.

Growing community of inventors

Dadu, Taiwan

Jin-Ming Chen