Hewlett-packard Company

National Science Council of R.o.c.

Jieh-Tsorng Wu

Kuen-Long Chang

Richard Clayton Walker

Thomas Hornak

Benny W Lai

Cheryl L Stout

Chu-Sun Yen

Patrick Petruno

A charge pumping circuit includes a plurality of cascaded voltage gain circuit stages. Each circuit stage has an switching transistor with a source connected electrically to a drain of the transistor of an immediately succeeding one of the circuit stages, and a gate connected electrically to the source of the transistor of the immediately succeeding one of the circuit stages, and a capacitor. The capacitor of odd ones of the circuit stages is connected electrically across a first clock and the source of the transistor of the respective circuit stage. The capacitor of even ones of the circuit stages is connected electrically across a second clock, which is out of phase with the first clock, and the source of the transistor of the respective circuit stage. An output transistor has a drain connected electrically to the source of the transistor of a last voltage gain circuit stage, a source serving as an output terminal of the charge pumping circuit, and a gate connected electrically to the drain of the output transistor. An output capacitor is connected electrically across the source of the output transistor and the first clock when the total number of the voltage gain circuit stages is an even number and across the source of the output transistor and the second clock when the total number of the voltage gain circuit stages is an odd number.

Charge pumping circuit having cascaded stages receiving two clock signals

DC-free line code and bit and frame synchronization for arbitrary data

Growing community of inventors

Taipei, Taiwan

Jieh-Tsorng Wu