Lontium Semiconductor Corporation

Lontium Semiconductor Corporatoin

Jiaxi Fu

Xiangyu Ji

Cheng Tao

Yu Chen

Feng Chen

Haiyan Wei

Lianliang Tai

Xi Xu

Hongfeng Xia

Yanan Zhang

Yongling Zhang

Hui Bian

Guangren Li

Shengquan Hu

Chaoqun Chu

Qingwei Liu

A circuit and a method for removing spread spectrum are provided. The circuit includes a data clock recovery module and a clock extraction module that are connected. The data clock recovery module performs clock recovery on an input signal carrying spread spectrum information to obtain a parallel clock signal and a first signal, where the parallel clock signal includes frequency information and phase information, and the first signal includes the frequency information. The clock extraction module divides a frequency of the parallel clock signal to obtain a reference clock signal; acquires a feedback clock signal based on the first signal; acquires a de-spread clock signal based on the reference clock signal and the feedback clock signal, where the de-spread clock signal includes the phase information and does not include the frequency information; and divides a frequency of the de-spread clock signal to obtain an output clock signal.

Circuit and method for removing spread spectrum

A method and a system for automatically adjusting intensity of a signal outputted by an HDMI transmitter are provided. With the method, a length of an HDMI transmission line between the HDMI transmitter and an HDMI receiver is determined. A swing amplitude and a pre-emphasis intensity of the signal outputted by the HDMI transmitter are determined based on the length of the HDMI transmission line and a frequency of the signal outputted by the HDMI transmitter. An HDMI output drive circuit is configured based on the swing amplitude and the pre-emphasis intensity.

Method and system for automatically adjusting intensity of signal outputted by HDMI transmitter

A high speed signal drive circuit includes a D-PHY drive signal generation module, a C-PHY drive signal generation module, a drive signal selection module and a multiplex drive module. An output terminal of the D-PHY drive signal generation module and an output terminal of the C-PHY drive signal generation module are both connected to an input terminal of the drive signal selection module. An output terminal of the drive signal selection module is connected to an input terminal of the multiplex drive module. The drive signal selection module controls control switches of the multiplex drive module to be on and off based on a D-PHY drive signal or a C-PHY drive signal, so that the multiplex drive module functions as a D-PHY drive circuit or a C-PHY drive circuit. Thus, dual functions of the D-PHY drive circuit and the C-PHY drive circuit can be realized.

High speed signal drive circuit

A cascade complementary source follower and a controlling circuit are provided. The source follower circuit includes: a source follower circuit including at least two MOS transistors, and a feedback circuit configured to clamp a voltage on a MOS transistor that provides an output voltage in the source follower circuit and to change a gate-source voltage of the MOS transistor by adjusting a bias current supplied to the MOS transistor, so that an output voltage can precisely follow an input voltage.

Cascade complementary source follower and controlling circuit

A circuit for generating differential reference voltages, a circuit for detecting a signal peak, and an electronic device. In the circuit for generating reference voltages, a common-mode extraction circuit receives a first differential signal and a second differential signal, extracts a common-mode level from the first differential signal and the second differential signal, and applies the common-mode level to a non-inverting input terminal of a first operational amplifier. The first operational amplifier, a main control switch, a first voltage dividing resistor, a second voltage dividing resistor, and a first direct current power source constitute a feedback loop, to generate differential reference voltages matching with the common-mode level. Adjusting a current provided by the first direct current power source can change the differential reference voltages, obtaining a reference for to-be-detected amplitude of the signals. Signal amplitude is detected with high precision, and detection reliability of a peak detecting circuit is improved.

Circuit for generating differential reference voltages, circuit for detecting signal peak, and electronic device

A switch circuit and a high-speed multiplexer-demultiplexer are provided. The switch circuit includes an equalization module and an MOS transistor. A gate of the first MOS transistor is connected to an output terminal of the equalization module. An input terminal of the first MOS transistor is connected to a signal source. An output terminal of the first MOS transistor is connected to a subsequent circuit. The equalization module is configured to: supply a turning-on signal to the first MOS transistor in a case that an operation signal is acquired, to turn on the first MOS transistor; and generate a compensation signal for compensating an attenuation of the signal transmitted through the first MOS transistor, and apply the compensation signal to the gate of the first MOS transistor. The switch circuit operates in response to the operation signal.

Switch circuit and high-speed multiplexer-demultiplexer

A power-on reset circuit is provided. During a power-on process of the power-on reset circuit, a threshold voltage of an output signal rstn jumping from a low level to a high level is adjusted by clamp of a voltage at a node c and voltage division between a first resistor and a second resistor, and is controlled to be greater than a threshold voltage of a metal oxide semiconductor device. During a power-off process of the power-on reset circuit, a threshold voltage of the output signal rstn jumping from the high level to the low level is adjusted by increasing a voltage at a node d by means of a third resistor and voltage division between the first resistor and the third resistor, and is controlled to be greater than the threshold voltage of the metal oxide semiconductor device.

Power-on reset circuit

A Biphase Mark Coding (BMC) transceiver is provided. In the BMC transceiver, an operational amplifier operating in a time division multiplexing manner is used. The operational amplifier is configured as a unity gain buffer, and it is determined whether the BMC transceiver operates as a transmitter or a receiver by selecting different input switches and output switches. In a transmitting mode, a bias current of an input differential pair transistor of the operational amplifier is changed, to change a slew rate, so as to obtain an output waveform with adjustable rising/falling edges of the transmitter.

Biphase mark coding transceiver

A biphase mark coding transmitter is provided. In the biphase mark coding transmitter, a delay control unit performs equal-interval delay processing on data transmitted by a data coding and protocol processing unit. Then, the current-steering digital-to-analog converter is controlled to charge or discharge a resistance-capacitance circuit to obtain an accurately-controlled conversion time. Data with the controlled conversion time is driven to a CC by a unity-gain buffer to generate an output waveform. The technical solution solves the technical problem of a mutual influence between power source systems of a traditional BMC transmitter which is a digital module and a traditional BMC receiver which is an analog module, and the technical problem of a large noise of a power switch and large consumption of chip area and power which are resulted from digital buffers driven by equal-interval data or clocks in a traditional BMC transmitter.

Biphase mark coding transmitter

The termination resistor calibration circuit and a control method thereof are provided. The resistance of the termination resistor of the CML transmitter is directly calibrated, so that the error caused by duplicating the resistor can be avoided, which improves the calibration accuracy. In addition, no duplicated resistor and constant current source is required, which reduces the area occupied by the circuit. Further, the absolute current and the relative current are obtained from the bandgap module and thus have high accuracy. The output signal control module, the constant current source, and the termination resistors of the CML transmitter can be used for transmitting signals after the resistance calibration is finished, which improves the utilization of the circuit module.

Termination resistor calibration circuit and control method thereof

A signal transmission method for a USB interface and an apparatus thereof are provided. The method includes: receiving a first USB signal sent from a sending terminal, processing the first USB signal into a USB-like signal, and transmitting the USB-like signal via a networking cable; receiving the USB-like signal, processing the USB-like signal into a second USB signal, and sending the second USB signal to a receiving terminal. According to the embodiments of the present invention, the first USB signal is processed into a USB-like signal which is similar to the USB signal, the USB-like signal is transmitted via a networking cable, and the USB-like signal is processed into a second USB signal. The transmission process does not require converting the USB signal into a networking-cable signal which is to be transmitted via a networking cable, thereby avoiding conversion between protocols, and simplifying the entire transmission process.

Growing community of inventors

Anhui, China

Jiaxi Fu