Springsoft USA, Inc.

Jia-Zong Lin

Chia-Ming Chang

Hsin-Po Wang

Shih-Hsu Huang

Yu-Sheng Lu

Yuan-Kai Ho

Systems and methods for synthesizing a gated clock tree with reduced clock skew are provided. A gated clock tree circuit with reduced clock skew may include a clock source and edge-triggered state elements. A gated clock tree disposed between the clock source and state elements may include a level in which each logic gate has a common logic type. Logic gates in the gated clock tree may also be configured as logic-gate buffers. The logic gates may also be configured as NAND-gated equivalents. The clock signal distributed through the gated clock tree may drive both positive-edge-triggered and negative-edge-triggered state elements.

Growing community of inventors

Taoyuan, Taiwan

Jia-Zong Lin