Google Inc.

Ji Kim

Jason Rupert Redgrave

Albert Meixner

Ofer Shacham

Qiuling Zhu

Artem Vasilyev

Anna Kipnis

Daniel Cary

A processor executes program code that represents a portion of a video game and adds a sequence of text strings that represent game events to a text log during execution of the program code. The processor (or another processor that has access to the text log) performs a natural language processing (NLP) analysis of the text log to determine one or more characteristics of the portion of the video game. In some cases, the NLP analysis includes a sentiment analysis that attempts to determine characteristics of a player's experience while playing the video game, summarization technology that creates a human-readable summary of an aspect of the game or a portion of the video game, a semantic NLP ML algorithm in the semantic similarity modality to answer questions regarding the player's experience during the video game, or grouping players in a multiplayer game based on in-game behavior.

Game analytics using natural language processing

A processor is described. The processor includes a network. A plurality of processing cores are coupled to the network. The processor includes a transmitter circuit coupled to the network. The transmitter circuit is to transmit output data generated by one of the processing cores into the network. The transmitter circuit includes control logic circuitry to cause the transmitter circuit to send a request for transmission of a second packet of output data prior to completion of the transmitter circuit's transmission of an earlier first packet of output data.

Image processor with high throughput internal communication protocol

A method is described. The method includes configuring a first instance of object code to execute on a processor. The processor has multiple cores and an internal network. The internal network is configured in a first configuration that enables a first number of the cores to be communicatively coupled. The method also includes configuring a second instance of the object code to execute on a second instance of the processor. A respective internal network of the second instance of the processor is configured in a second configuration that enables a different number of cores to be communicatively coupled, wherein, same positioned cores on the processor and the second instance of the processor have same network addresses for the first and second configurations. A processor is also described having an internal network designed to enable the above method.

Image processor with configurable number of active cores and supporting internal network

Growing community of inventors

Mountain View, CA, United States of America

Ji Kim