New York University

Jeyavijayan Rajendra

Ozgur Sinanoglu

Muhammad Yasin

Exemplary embodiment of the present disclosure can include, for example, a logic-locking circuit ('SARLock'), which can include a logic cone(s) receiving a distinguishing input pattern(s) (DIP), a comparator(s) receiving the DIP(s) and a key value(s), and a logic gate(s) connected to an output of the logic cone and to an output of the comparator. A mask(s) can be connected to the comparator(s) and the logic gate(s). The logic gate(s) can be a XOR gate(s). The comparator(s) can be configured to flip a signal(s) based on a combination of the DIP(s) and the key value(s). A mask(s) can be connected to the comparator(s) and the logic gate(s), which can be configured to prevent the flipped signal(s) from being asserted for a correct key value(s).

Growing community of inventors

Brooklyn, NY, United States of America

Jeyavijayan Rajendra