Raytheon Applied Signal Technology, Inc.

Jerry R Hinson

A system and method for characterizing a received radio frequency (RF) signal. In one embodiment, the system includes an antenna, a tuner, a sampler, a memory, and a processing unit connected to the memory, the processing unit being configured to receive a first sequence of samples from the sampler, perform a fast Fourier transform (FFT) operation, take the absolute value of a shifted complex frequency spectrum, perform a first filtering operation, perform a logarithmic operation, and perform an edge detection process to form an array of carrier centers and an array of carrier bandwidths. The processing unit is further configured to form, for each energy band identified as a result of the edge detection process, estimates of carrier characteristics and estimates of modulation characteristics.

Fast signal surveyor

A digital filter-decimator-tuner is configured to receive a complex signal input xand output a complex USB signal yuand a complex LSB signal yl. It includes a USB processing path coupled to receive xand output yu, the USB processing path including a USB FIR filter configured to receive a portion of the xsignal and output a first USB intermediate filtered signal, a decimator configured to decimate the first USB intermediate filtered signal and output a second USB intermediate signal, a USB tuner configured to receive the second USB intermediate signal and a USB tuning signal and output a third USB intermediate signal, and a USB equalization filter configured to receive the third USB intermediate signal, and output yu; and a parallel LSB processing path coupled to receive xand output yl. The USB and LSB processing paths may be implemented by the same hardware in one embodiment.

Digital filter-decimator-tuner

A system for correcting for an angle of rotation between a linearly polarized target signal and a dual-polarized antenna having vertical and horizontal outputs includes receiving a time series of signals from the vertical and horizontal outputs of the receive antenna, applying the vertical signals simultaneously to a data buffer and to a spectrum domain converter block to yield, respectively, spectral Xv(n) and Xv(k) signals, applying the horizontal signals simultaneously to a data buffer and to a spectrum domain converter block to yield, respectively, spectral Xh(n) and Xh(k) signals, detecting the angle of rotation, applying the angle of rotation and the Xv(k) and Xh(k) signals to a polarization rotation correction block to obtain polarization corrected frequency data, and applying the detected angle of rotation and the Xv(n) and Xh(n) signals to a polarization rotation correction block to obtain polarization corrected time data.

Fast cross-pole corrector

A method and apparatus provide digital frequency channelization of a digitally sampled input stream having a first bandwidth. The method and apparatus are implementable in software, firmware or hardware and convert a first set of real samples from the input stream into a first plurality of complex samples with a first functional block performing filtering, decimation and tuning functions, convert the first plurality of complex samples into a first pair of consecutive USB and a first pair of consecutive LSB complex samples with a second functional block performing filtering, decimation and tuning functions, and convert the first pair of consecutive USB and the first pair of consecutive LSB complex samples into a two pairs of complex USB and LSB complex samples with a pair of third functional blocks performing filtering, decimation and tuning functions, and apply the two pairs of complex USB and LSB complex samples to a string of n pairs (for n greater than or equal to one) third functional blocks each performing filtering, decimation and tuning functions.

Digital frequency channelizer

A method and apparatus for fractional digital integration of an input signal is provided, the input signal including a time series of numerical values and the method or apparatus including applying the input signal time series to one input of a two-input summer at a time I, providing an output of the summer to a delay register at time I, providing an output of the delay register from time i&#x2212;1 to a two-input multiplier, providing an output of the multiplier to the summer at time I, using a resettable counter to determine a value i and index a lookup table with i to provide the indexed value of the lookup table as an input to the multiplier, and obtaining an output signal time series from the output of the summer.

Growing community of inventors

Mountain View, CA, United States of America

Jerry R Hinson