Infineon Technologies Ag

Intel Corporation

Jens Sauerbrey

Enara Ortega

Jacinto San Pablo Garcia

Martin Wittig

Roland Thewes

Doris Schmitt-Landsiedel

Massimo Rigo

Thomas Tille

A ring oscillator-based analog-to-digital converter (ADC). The ring oscillator-based ADC includes a ring oscillator and a transition detector. The ring oscillator may include a set of inverters coupled in a ring wherein an output of an inverter is coupled to an input of a successive inverter in the ring. The transition detector is configured to detect transitions of outputs of the inverters by comparing outputs of two separate inverters at two consecutive time instances. The transition detector may include two sets of registers configured to store outputs of the set of inverters at two consecutive time instances, respectively, and a set of comparators configured to compare the outputs stored in the two sets of registers. Each comparator may be configured to compare an output of one inverter at a first time instance and an output of another inverter at a second time instance.

Ring oscillator-based analog-to-digital converter

A voltage-controlled ring oscillator (VCRO) and a VCRO-based sigma delta modulator having capability of enabling and disabling the VCRO cells. A VCRO includes a plurality of inverters coupled in a ring and a transition detector. The transition detector detects a transition of a first inverter and sends a control signal to enable a second inverter if the transition of the first inverter is detected. The transition detector may include a comparator configured to compare an input and an output of an inverter(s) to detect the transition of the first inverter and a latch configured to hold the control signal until it is reset.

Power saving technique for voltage-controlled ring oscillator and voltage-controlled ring oscillator-based sigma delta modulator

A clock configuration for driving switched op-amp circuits operated in opposite phases is presented in which a common off-phase of variable length is inserted between the on-phases of the individual operational amplifiers. The length of the off-phase can be adapted to the transient response of the operational amplifiers used. The clock configuration according to the invention can be used for further reducing the power consumption of switched op-amp circuits.

Variable clock configuration for switched op-amp circuits

A circuit configuration for providing a capacitance includes short-channel MOS transistors that are reverse-connected in series or in parallel, and that have the same channel type. When the short-channel MOS transistors are operated exclusively in the depletion mode in the required voltage range, the useful capacitance is increased, because of intrinsic capacitances, as compared with circuit configurations having conventional long-channel MOS transistors. These circuits greatly reduce the area taken up and reduce the costs.

Circuit configuration for forming a MOS capacitor with a lower voltage dependence and a lower area requirement

A switchable operational amplifier is presented for switched op amp technology, in which the current through the pre-stage is reduced during the off phase of the switching clock pulse. In this way, power consumption can be reduced. During the off phase of the switching clock pulse, the current can either be reduced or switched off completely.

Growing community of inventors

Taufkirchen, Germany

Jens Sauerbrey