National D'etudes and Etablissement Publie De Diffusion Dit

L'etat Francais, Rerpresente Par Le Secretaire D'etat Aux Postes Et

Jean-Yvon Coatrieux

Bernard Thepaut

Daniel Cheminel

The system comprises input modules (Pei) receiving entering packets, output modules (PSi) transmitting outgoing packets, a control memory (M) with double access and divided into routing modules (PTi, PAj), and a resource control module (GR). It also comprises an input time-division bus (BHDE) to connect timewise input modules (PEi) to routing modules (PTI, PAj) selected in the central memory (M) and an output time-division bus (BHDS) to connect timewise routing modules (PTi, PAj) of the central memory (M) to output modules (PSi). The control module (GR) is bidirectionally connected to the input modules (PEi) and to the central memory (MO through the input time-division bus (BHDE), on one hand, and to the output modules (PSi) and the central memory (M) by the output time-division bus (BHDS), on the other hand.

Growing community of inventors

L'Hermitage, France

Jean-Yvon Coatrieux