Stmicroelectronics S.a.

Stmicroelectronics(tours) Sas

Jean-Christophe Lafont

David Turgis

Christophe Frey

Anis Feki

Lahcen Hamouche

A volatile memory including volatile memory cells adapted to the performing of data write and read operations. The memory cells are arranged in rows and in columns and, further, are distributed in separate groups of memory cells for each row. The memory includes a first memory cell selection circuit configured to perform write operations and a second memory cell selection circuit, different from the first circuit, configured to perform read operations. The first circuit is capable of selecting, for each row, memory cells from one of the group of memory cells for a write operation. The second circuit is capable of selecting, for each row, memory cells from one of the groups of memory cells for a read operation.

Volatile memory with a decreased consumption

At the bottom of a column (COLi) of memory cells (CEL) of the SRAM type with five portless transistors, there is placed an additional cell (CLS), with a structure identical to the cells (CEL), which makes it possible to write and read a datum in a memory cell (CEL) of the column without using a read amplifier.

Static memory device with five transistors and operating method

A memory cell (), includes a flip-flop () that has additional read/write terminals; a 1-bit write line (wb); a first transistor (T) switching between the 1-bit write line and the terminal, its gate being connected to a word selection line (W); a 0-bit write line (wb); a second transistor (T) switching between the 0-bit write line and the terminal, its gate being connected to a word selection line (W); a bit read line (b); and read transistors (T, T), with one of their gates being connected to a read/write terminal and the other being connected to a word selection line.

Growing community of inventors

Meylan, France

Jean-Christophe Lafont