Arm Limited

Javed Osmany

Andrew Christopher Rose

Vladimir Vasekin

David Kevin Hart

A data processing apparatus having a plurality of memories is provided in which address generation logic () outputs to at least one of the plurality of memories a target memory address corresponding to the data to be accessed. Target memory prediction logic () outputs a prediction indicating in which one of the plurality of memories a target data is stored. The target memory prediction logic () outputs the prediction in the same processing cycle as the output of the target memory address by the address generation logic (). An associated method is also provided.

Growing community of inventors

Cambridge, United Kingdom

Javed Osmany