Maxlinear Asia Singapore Pte Ltd

Pmc-Sierra, Inc.

Jatinder Chana

William Michael Lye

Anthony Eugene Zortea

Ognjen B Katic

Jurgen Hissen

Claudio Gustavo Rey

Hossein Hashemi

Jonathan Robert Gay

Terence K W Lau

A system and method for sampling an RF signal uses a plurality of capacitors, a plurality of resistors, and a sampling circuit. A first port of each capacitor of the plurality of capacitors is coupled to the RF signal. A first port of each resistor of the plurality of resistors is coupled to one of a plurality of reference levels. A second port of each resistor of the plurality of resistors is coupled to a second port of a corresponding capacitor of the plurality of capacitors. The sampling circuit produces a plurality of digital outputs by sampling the second port of each resistor of the plurality of resistors.

Radio frequency flash ADC circuits

A system and method for sampling an RF signal are described. The system comprises a plurality of capacitors, a plurality of resistors, and a sampling circuit. A first port of each capacitor of the plurality of capacitors is coupled to the RF signal. A first port of each resistor of the plurality of resistors is coupled to one of a plurality of reference levels. A second port of each resistor of the plurality of resistors is coupled to a second port of a corresponding capacitor of the plurality of capacitors. The sampling circuit produces a plurality of digital outputs by sampling the second port of each resistor of the plurality of resistors.

A system for sampling an RF signal comprises a plurality of capacitors, a plurality of resistors, and a sampling circuit. A first port of each capacitor of the plurality of capacitors is coupled to the RF signal. A first port of each resistor of the plurality of resistors is coupled to one of a plurality of reference levels. A second port of each resistor of the plurality of resistors is coupled to a second port of a corresponding capacitor of the plurality of capacitors. The sampling circuit produces a plurality of digital outputs by sampling the second port of each resistor of the plurality of resistors.

Apparatus and methods apply pre-emphasis to the phase rather of a signal than to the amplitude of a single. This approach can provide superior pre-emphasis performance than the conventional amplitude pre-emphasis techniques in certain situations, such as when a non-linear slicer is present in the signal path. For example, electrical-to-optical (E/O) and optical-to-electrical (O/E) converters can effectively slice a signal.

Phase pre-emphasis for a serial data transmitter

An apparatus and method for jointly equalizing a return to zero (RZ) signal and detecting timing errors in the RZ signal, using values or indices from equalizer taps, including a set reference tap that does not shift. A timing error detector detects a timing error based on a group delay measured from the equalizer tap information, and then adjustment circuitry modifies samples of the received RZ signal prior to their equalization to offset that timing error. Methods of modifying the samples to offset the timing error include adjusting the timing of the sampler, or adjusting the sampled data using intermediate, interpolated samples generated by a timing interpolation filter.

Growing community of inventors

Burnaby, Canada

Jatinder Chana