Intel Corporation

Jason Ratner

Tsvika Kurts

Geeyarpuram N Santhanakrishnan

Guillermo Savransky

Daniel Skaba

Eilon Hazan

Sharon Elmosnino

A high integration integrated circuit may comprise a plurality of processing cores, a graphics processing unit, and an uncore area coupled to an interface structure such as a ring structure. A generic debug external connection (GDXC) logic may be provisioned proximate to the end point of the ring structure. The GDXC logic may receive internal signals occurring in the uncore area, within the ring structure and on the interfaces provisioned between the plurality of cores and the ring structure. The GDXC logic may comprise a qualifier to selectively control the entry of the packets comprising information of the internal signals into the queue. The GDXC logic may then transfer the packets stored in the queues to a port provisioned on the surface of the integrated circuit packaging to provide an external interface to the analysis tools.

Growing community of inventors

Kfar Yonah, Israel

Jason Ratner