United Microelectronics Corp.

Jaris Yeh

Jacob Chen

Chian-Gauh Shih

Cheng-Ju Hsieh

A power source design for embedded memory uses independent power sources such that a first power source group is linked to the DRAM, a second power source group is linked to the logic unit and a third power source group is linked to the testing mode circuit with input/output ports during the silicon chip stage. In the packaging stage the first power source group, the second power source group and the third power source group are joined together. The design is able to prevent testing errors or instability due to direct current from floating nodes in the silicon chip testing stage, and prevent a potential latch-up problem in the packaging stage.

Growing community of inventors

Hsinchu Hsien, Taiwan

Jaris Yeh