Intel Corporation

Janghaeng Lee

Vineeth Mekkat

Youfeng Wu

Sebastian Winkel

Oleg Margulis

Zhongying Zhang

Mark Dechene

John Faistl

Hou-Jen Ko

A processor includes a store buffer to store store instructions to be processed to store data in main memory, a load buffer to store load instructions to be processed to load data from main memory, and a loop invariant code motion (LICM) protection structure coupled to the store buffer and the load buffer. The LPT tracks information to compare an address of a store or snoop microoperation with entries in the LICM and re-loads a load microoperation of a matching entry.

Method and apparatus for supporting speculative memory optimizations

In an example, an apparatus includes a binary translator (BT) including circuitry to: analyze a code block; determine that an architectural register mapped to a physical register in the physical register file is available for early reclamation; and insert a reclamation hint into the code block. In another example, a processor reclaims the physical register based at least in part on the reclamation hint.

Register reclamation

Growing community of inventors

San Jose, CA, United States of America

Janghaeng Lee