Oracle America, Inc.

Jan Lodewijk Bonebakker

Pranay Koka

Herbert Dewitt Schwetman, Jr

Michael Oliver McCracken

Robert M Lane

Paul A Riethmuller

A method for accessing a virtual memory of a processor using a processor-bus-connected flash storage module (PFSM) as a first paging device and a hard disk drive (HDD) as a second paging device, the method including: allocating a first address partition and a second address partition of a virtual memory for a software application of a processor to the first paging device and the second paging device, respectively, identifying a virtual memory page in the first paging device responsive to a page fault of the virtual memory triggered by the software application, sending a page access request to the PFSM for accessing the virtual memory page responsive to the page fault, and receiving the virtual memory page from the PFSM based on a command of the processor bus issued by the PFSM in conjunction with performing a flash memory access in the flash memory using a flash page address.

Processor-bus-connected flash storage paging device using a virtual memory mapping table and page faults

A system includes multiple nodes coupled using a network of processor buses. The multiple nodes include a first processor node, including one or more processing cores and main memory, and a flash memory node coupled to the first processor node via a first processor bus of the network of processor buses. The flash memory node includes a flash memory including flash pages, a first memory including a cache partition for storing cached flash pages for the flash pages in the flash memory and a control partition for storing cache control data and contexts of requests to access the flash pages, and a logic module including a direct memory access (DMA) register and configured to receive a first request from the first processor node via the first processor bus to access the flash pages.

Executing flash storage access requests

A method for processing a read request identifying an address. The method includes receiving, at a module including a flash memory and a memory buffer, the read request from a requesting processor, mapping, using a coherence directory controller within the module, the address to a cache line in a cache memory associated with a remote processor, and sending a coherency message from the module to the remote processor to change a state of the cache line in the cache memory. The method further includes receiving, at the module, the cache line from the remote processor, sending, using processor bus and in response to the read request, the cache line to the requesting processor, identifying a requested page stored within the flash memory based on the address, storing a copy of the requested page in the memory buffer, and writing the cache line to the copy of the requested page.

Processor-bus attached flash main-memory module

Processor-bus-connected flash storage nodes with caching to support concurrent DMA accesses from multiple processors

A method for measuring system performance involves binding a sampling thread to a central processing unit (CPU), starting a soaker thread and binding the soaker thread to the CPU, assigning the soaker thread a lowest priority and scheduling class, placing the soaker thread in a scheduling mechanism based on the lowest priority and scheduling class, and suspending the soaker thread. If a hardware counter is kernel-only, then the following steps are performed: initializing the hardware counters, resuming the soaker thread, and executing the soaker thread if there is no scheduler item of equal or higher priority, where the scheduler item is within the scheduling mechanism.

Growing community of inventors

Amersfoort, Netherlands

Jan Lodewijk Bonebakker